As discussed in the meeting, it's a good idea to align HWPE verification with the RTL testbench.
This is an issue to track this development. A GVSoC target for the HWPE with a single core, memory and interconnect could be used to verify the HWPE integration with functional and timing checks.