Change all signal naming convention to the format explained [here](https://nandland.com/coding-style-guidelines-for-vhdl-verilog/) 