Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View ZSYQK's full-sized avatar

Block or report ZSYQK

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

AXI, AXI stream, Ethernet, and PCIe components in System Verilog

SystemVerilog 461 81 Updated Nov 12, 2025

Dual-Mode PSK Transceiver on SDR With FPGA

Verilog 48 13 Updated Oct 9, 2024

True Random Number Generator core implemented in Verilog.

Verilog 77 18 Updated Oct 8, 2020

High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.

Verilog 68 19 Updated Nov 30, 2022

Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme

Verilog 37 4 Updated Jan 20, 2022

Verilog Ethernet components for FPGA implementation

Verilog 2,750 791 Updated Feb 27, 2025

Network protocol libraries for VHDL test benches

VHDL 13 2 Updated May 9, 2025

Xilinx Embedded Software (embeddedsw) Development

HTML 1,098 1,121 Updated Nov 11, 2025

基于iCE40UP5K的FPGA学习平台

C 7 1 Updated Jan 12, 2022

A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.

VHDL 30 6 Updated May 14, 2020

HomeKit support for the impatient.

TypeScript 25,036 2,012 Updated Nov 9, 2025

ESP8266 based dot matrix clock with weather

C++ 26 4 Updated May 1, 2020

Advanced firmware to add native Apple HomeKit and custom configurations, compatible with any SoC based on ESP32, ESP32-S, ESP32-C and ESP8266 series. (Shelly, Sonoff, Electrodragon, Tuya...)

C 2,932 370 Updated Oct 16, 2025

zClock 点阵版本

C 20 9 Updated Dec 13, 2020