Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View markram1729's full-sized avatar
🎯
Boiling in Low Entropy
🎯
Boiling in Low Entropy

Block or report markram1729

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied in the design of simple logic circuits and in the physical i…

HTML 273 59 Updated May 30, 2025

egraphs + datalog!

Rust 642 78 Updated Nov 10, 2025

Modern music player written in Rust using GPUI with a focus on design and performance

Rust 355 21 Updated Nov 12, 2025

A chronologically sorted list of influential papers on compiler optimization, from the seminal works of 1952 through the advanced techniques of 1994

TeX 68 6 Updated Oct 28, 2025
Lean 8 1 Updated Sep 18, 2025

Research paper based on or related to ABC.

59 11 Updated Nov 11, 2025

MLIR+EqSat

MLIR 18 3 Updated Aug 12, 2025

OCaml reading group at IIT Madras

Jupyter Notebook 24 1 Updated Sep 20, 2025

Master programming by recreating your favorite technologies from scratch.

Markdown 437,336 40,987 Updated Oct 10, 2025

Digital Design with Chisel

TeX 870 154 Updated Nov 11, 2025

Logic optimization and technology mapping tool.

C++ 19 5 Updated Oct 12, 2023

A C++ library to describe geometrical objects and their physical or non-physical properties.

C++ 42 46 Updated Nov 10, 2025

A C++ Header-Only Hierarchical State Tree Library

C++ 65 3 Updated Jul 21, 2025

GPU-based logic synthesis tool

C++ 93 13 Updated Aug 9, 2025

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 671 170 Updated Jul 7, 2025

E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)

C 22 2 Updated Jun 23, 2025
Python 14 Updated Aug 27, 2020

A GPU acceleration flow for RTL simulation with batch stimulus

C++ 115 8 Updated Apr 1, 2024

LLM Evaluation Benchmark on Hardware Formal Verification

Python 32 8 Updated Apr 3, 2025

A tool for synthesizing Verilog programs

Verilog 107 14 Updated Aug 25, 2025

high-performance RTL simulator

Scala 183 15 Updated Jun 19, 2024

Artificial Netlist Generator

Verilog 44 10 Updated Mar 19, 2024
Scala 12 5 Updated May 20, 2021

Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation

C++ 228 52 Updated Nov 11, 2025

An experimental optimizing compiler for Bril using egglog

Rust 81 16 Updated Nov 12, 2025

An In-browser PDF Compressor

TypeScript 1 Updated Apr 24, 2024

Opensource DDR3 Controller

Verilog 390 57 Updated Jun 14, 2025

A JDBC Driver For Redash

Java 1 Updated Mar 15, 2025

The original high performance and small footprint system-on-chip based on Migen™

Python 338 91 Updated Oct 31, 2025
Next