Thanks to visit codestin.com
Credit goes to github.com

Skip to content

Actions: fpganinja/taxi

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
75 workflow runs
75 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

eth: Move link speed detection logic from MAC wrapper to PHY interface Regression Tests #75: Commit 729bf79 pushed by alexforencich
46m 2s master
master
46m 2s
apb: Add APB width converter module and testbench Regression Tests #74: Commit af9696e pushed by alexforencich
46m 24s master
master
46m 24s
Update readme Regression Tests #73: Commit 32200d9 pushed by alexforencich
48m 5s master
master
48m 5s
eth: Add support for 10GBASE-R to KC705 example design Regression Tests #72: Commit 3519abb pushed by alexforencich
48m 6s master
master
48m 6s
axis: Add assertions to FIFO modules for USER_EN settings Regression Tests #71: Commit efc907e pushed by alexforencich
46m 22s master
master
46m 22s
eth: Update HTG-9200 example design to use 32-bit MACs at 10G Regression Tests #70: Commit c6eac34 pushed by alexforencich
46m 28s master
master
46m 28s
dma: Remove unnecessary handshake condition Regression Tests #69: Commit 3b95e2f pushed by alexforencich
46m 55s master
master
46m 55s
math: Add MT19937 Mersenne Twister PRNG module and testbench Regression Tests #68: Commit 4e099af pushed by alexforencich
43m 53s master
master
43m 53s
xfcp: Add XFCP module for APB Regression Tests #67: Commit a74a49c pushed by alexforencich
42m 38s master
master
42m 38s
eth: Clean up casts Regression Tests #66: Commit 38ae0c1 pushed by alexforencich
41m 51s master
master
41m 51s
axi: Add AXI FIFO module and testbench Regression Tests #65: Commit e87e16c pushed by alexforencich
39m 20s master
master
39m 20s
lss: Optimize delay implementation in I2C master module Regression Tests #64: Commit 06e6f3e pushed by alexforencich
37m 15s master
master
37m 15s
zircon: Fix testbench Regression Tests #63: Commit 0aad8ef pushed by alexforencich
37m 36s master
master
37m 36s
eth: Update 10G-only example designs to use 32-bit MACs Regression Tests #62: Commit 2065151 pushed by alexforencich
33m 27s master
master
33m 27s
eth: Add 32-bit mode tests for UltraScale wrapper Regression Tests #61: Commit 7031a3f pushed by alexforencich
33m 34s master
master
33m 34s
eth: Support 32-bit mode in UltraScale wrapper Regression Tests #60: Commit 17e48c5 pushed by alexforencich
35m 0s master
master
35m 0s
eth: Fix testbenches Regression Tests #59: Commit eae4d67 pushed by alexforencich
35m 7s master
master
35m 7s
lfsr: Merge output state with data when possible Regression Tests #58: Commit a146aea pushed by alexforencich
33m 47s master
master
33m 47s
lss: Fix I2C waveforms Regression Tests #57: Commit 16395bd pushed by alexforencich
34m 8s master
master
34m 8s
ptp: Adjust testbench thresholds Regression Tests #56: Commit 3ec5261 pushed by alexforencich
35m 24s master
master
35m 24s
eth: Add reset logic, QPLL control signals, and additional configurat… Regression Tests #55: Commit 8a77ee9 pushed by alexforencich
33m 28s master
master
33m 28s
Reorganize repository Regression Tests #54: Commit 66b53d9 pushed by alexforencich
34m 17s master
master
34m 17s
example/Alveo: fix XFCP UART connection Regression Tests #53: Commit 8cdae18 pushed by alexforencich
32m 44s master
master
32m 44s
example: Add example design for BittWare XUP-P3R/XUSP3S Regression Tests #52: Commit 7bfc62d pushed by alexforencich
32m 1s master
master
32m 1s
pcie: Add PCIe AXI lite master module and testbench Regression Tests #51: Commit e49adb2 pushed by alexforencich
32m 11s master
master
32m 11s