NES on FPGA Implemented NES on an FPGA. The hardware discription language is original expanded SFL+. (Beginning SFL+) (SFL: Structured Function description Language Tutorial) FPGA data is available at: https://pgate1.at-ninja.jp/NES_on_FPGA/index.html#release feat. Pocket feat. TangConsole138K