Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View DM-45's full-sized avatar
😄
😄

Block or report DM-45

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

💪BTP

Fast Polynomial Multiplication
33 repositories

The Number Theoretic transform brings down the time complexity of polynomial multiplication of large intergers to quasi-linear complexity O(nlogn). An 8-point POLY is processed to NTT domain with t…

Verilog 3 Updated May 18, 2024

ECE 6950: Flexible and Efficient NTT on FPGA for ZKPs

Verilog 3 Updated Dec 15, 2023

High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.

Verilog 66 19 Updated Nov 30, 2022
Verilog 24 3 Updated Aug 11, 2021
Verilog 24 5 Updated Feb 8, 2022

Pipeline FFT Implementation in Verilog HDL

Verilog 138 22 Updated Apr 14, 2019

This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design

Verilog 56 10 Updated Jul 21, 2023

A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.

Verilog 69 15 Updated Aug 17, 2024

A configurable C++ generator of pipelined Verilog FFT cores

C++ 249 40 Updated Apr 18, 2024
SystemVerilog 2 Updated Dec 15, 2023

The 64-point FFT hardware DSP implemented by butterfly structure

Verilog 3 1 Updated Apr 6, 2019
Scala 20 6 Updated Feb 9, 2020

R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.

SystemVerilog 19 11 Updated Apr 30, 2019

using verilog to implement an FFT alogrithm in hardware

Verilog 2 Updated Mar 15, 2020

Verilog code for a circuit implementation of Radix-2 FFT

Verilog 25 11 Updated Dec 5, 2021

I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) h…

Verilog 47 5 Updated Dec 3, 2023

An Implementation of the Number Theoretic Transform

C 49 14 Updated Aug 23, 2023

Number Theoretic Transform Implementation on GPU for FHE Applications

Cuda 43 5 Updated Feb 6, 2021

A basic implementation of the Small Primes Number-Theoretic Transform (NTT) multiplication algorithm.

C++ 24 5 Updated Nov 4, 2017

several implementations of the number theoretic transform (NTT)

Python 4 2 Updated Feb 7, 2021

Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元

Verilog 18 1 Updated Sep 16, 2022

Number theoretic transform - Implementation

Python 1 Updated Jun 17, 2024

Number Theoretic Transform helps speeding up integer polynomial multiplication over finite fields, which is useful in Lattice Based Cryptography and other applications.

Verilog 6 Updated Apr 6, 2023

Generates Parameters for Number Theoretic Transforms

C 2 Updated Jul 14, 2015

Python Implementation of the Number Theoretic Transform (NTT).

Python 2 Updated Feb 19, 2024

Parametric NTT/INTT Hardware Generator

Verilog 75 6 Updated Apr 3, 2021

NTT를 이용한 Polynomial Mul 검증 및 가속

Verilog 1 Updated May 18, 2023

Python3 implementation of the Discrete Gaussian Transform (DGT) based on A. A. Badawi et al.'s 2019 paper entitled "Efficient Polynomial Multiplication via Modified Discrete Galois Transform and Ne…

Python 3 1 Updated Sep 17, 2020

Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication of higher degrees.

Verilog 16 Updated Feb 28, 2025

Throughput-oriented Pipelined NTT Accelerator for FHE applications.

Verilog 5 Updated Oct 30, 2024