Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View secworks's full-sized avatar

Block or report secworks

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

DNS-Blocklists: For a better internet - keep the internet clean!

Text 16,419 507 Updated Nov 12, 2025

age plugin for keeping keys with a TKey USB security key

Go 29 1 Updated Sep 11, 2025

Utility for testing random and pseudorandom sequences, either as bytes or bit streams, reporting entropy, mean value, serial correlation, chi square, and Monte Carlo estimate of an value, serial co…

C 103 22 Updated Jan 25, 2024

SystemVerilog synthesis tool

Verilog 217 28 Updated Mar 10, 2025

Fem små hus v2, also known as Robust Internet.

TeX 7 1 Updated May 14, 2024

Interactive ChipWhisperer tutorials using Jupyter notebooks.

Jupyter Notebook 306 89 Updated Apr 25, 2025

Optimizing Small memory C Compiler Assembler and Runtime for C64

C++ 408 41 Updated Nov 11, 2025

A collection of common (interesting) cryptographic mistakes and learning resources.

HTML 360 29 Updated Jul 2, 2025

A header-only library that applies various tests to sequences of bytes stored in files and reports the results of those tests. The class is useful for evaluating pseudorandom number generators for …

C++ 3 Updated Jun 27, 2023

Hardware Design of Ascon

Python 29 8 Updated Oct 6, 2025

Drawio => VHDL and Verilog

CSS 61 11 Updated Oct 15, 2023

RISC-V Opcodes

Python 1 1 Updated Sep 16, 2023

Create PCBs using a simplfiied graphics language

Python 105 2 Updated Jun 10, 2025

Finka is the VexRiscv based SoC in Blackwire responsible for WireGuard session management

Scala 3 2 Updated Aug 16, 2023

Blackwire SpinalHDL components implementing WireGuard primitives

Scala 13 3 Updated Aug 16, 2023

BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard

59 3 Updated Aug 21, 2023

Caliptra IP and firmware for integrated Root of Trust block

347 53 Updated Nov 12, 2025

A FPGA implementation of the NTP and NTS protocols

Verilog 60 16 Updated May 31, 2023

Vendor signing and user verification of TKey genuineness

Go 42 1 Updated Oct 15, 2025

Post-quantum crypto library for the ARM Cortex-M4

C 375 92 Updated Nov 4, 2025

A command line tool and library for transferring data with URL syntax, supporting DICT, FILE, FTP, FTPS, GOPHER, GOPHERS, HTTP, HTTPS, IMAP, IMAPS, LDAP, LDAPS, MQTT, POP3, POP3S, RTMP, RTMPS, RTSP…

C 39,852 6,943 Updated Nov 12, 2025

SSH Agent for TKey, the flexible open hardware/software USB security key 🔑

Go 141 17 Updated Oct 31, 2025

Encrypted file storage powered by the Tillitis TKey

C 7 Updated Oct 28, 2025

Resumes generated using the GitHub informations

JavaScript 62,685 1,362 Updated Feb 15, 2023

Minimal AES-128 encryption. Suitable for small embedded systems. Including an on-the-fly key schedule variant for minimal RAM usage.

C 73 10 Updated Jun 24, 2022

Verilator open-source SystemVerilog simulator and lint system

C++ 3,168 715 Updated Nov 12, 2025

Drop In USB CDC ACM core for iCE40 FPGA

Verilog 34 4 Updated Sep 5, 2021

Virtual Development Board

C 64 6 Updated Nov 26, 2021
Verilog 1 Updated Apr 27, 2021

Public malware techniques used in the wild: Virtual Machine, Emulation, Debuggers, Sandbox detection.

C++ 6,698 1,241 Updated Jul 14, 2025
Next