Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View ved-rivos's full-sized avatar
  • Rivos Inc.
  • Austin, TX

Block or report ved-rivos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being…

TeX 20 13 Updated Oct 31, 2025

RISC-V Instruction Set Manual

TeX 4,334 771 Updated Nov 2, 2025

RISC-V IOMMU Specification

C 139 29 Updated Nov 1, 2025

The repository of the RISC-V Docs Team

Makefile 1 Updated Oct 14, 2025
Batchfile 4 Updated Jan 17, 2024

RISC-V Nexus Trace TG documentation and reference code

C 53 38 Updated Jan 3, 2025

Zaamo / Zalrsc: A extension components

Makefile 7 4 Updated Apr 25, 2024

RISC-V Double Trap Fast-Track Extension

Makefile 15 5 Updated Aug 23, 2024

Spike, a RISC-V ISA Simulator

C 2,885 995 Updated Oct 31, 2025

RISC-V Server Plaftorm

TeX 2 1 Updated Sep 30, 2025

The Zabha extension provides support for byte and halfword atomic memory operations.

Makefile 11 9 Updated Oct 29, 2025

The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstr…

TeX 28 13 Updated Oct 29, 2025

The Svadu extension adds support and CSR control for hardware updating of PTE A/D bits.

Makefile 7 2 Updated Mar 21, 2024

The repo will be used to hold the draft non-ISA IOMMU specification under codevelopment by the IOMMU TG and to release intermediate releases of the specification on milestones. Further downstream t…

C 1 1 Updated Oct 28, 2025

riscv-zacas created from docs-spec-template template

Makefile 9 6 Updated Mar 21, 2024

This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv…

Makefile 92 24 Updated Oct 29, 2025

This repo holds the work area and revisions of the RISC-V CFI (Shadow Stack and Landing Pads) specifications. CFI defines the privileged and unprivileged ISA extensions that can be used by privileg…

Makefile 3 Updated Jul 9, 2024

Fork of the official QEMU repository. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the…

C 6 3 Updated Jan 23, 2025

This repo will hold the specification for the proposed QoS ID extension being pursued on the fast-track process.

Makefile 6 5 Updated Jun 29, 2024

The repo will be used to hold the draft Zawrs (fast-track) extension and to make releases for reviews.

Makefile 7 7 Updated Mar 15, 2023

Risc-V hypervisor for TEE development

Rust 124 32 Updated Jun 14, 2025