Thanks to visit codestin.com
Credit goes to chipsandcheese.com
Chips and Cheese
Subscribe
Sign in
Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
Inside Nvidia GB10’s Memory Subsystem, from the CPU Side
GB10 is a collaboration between Nvidia and Mediatek that brings Nvidia’s Blackwell architecture into an integrated GPU.
Dec 31, 2025
•
Chester Lam
Codestin Search App
16
Codestin Search App
5
Codestin Search App
3
SC25: The Present and Future of HPC Networking with Cornelis Networks CEO Lisa Spelman
Hello you fine Internet folks,
Dec 19, 2025
•
George Cozma
Codestin Search App
7
Codestin Search App
2
Codestin Search App
1
Nvidia’s B200: Keeping the CUDA Juggernaut Rolling ft. Verda (formerly DataCrunch)
Nvidia has dominated the GPU compute scene ever since it became mainstream.
Dec 15, 2025
•
Chester Lam
Codestin Search App
21
Codestin Search App
4
Codestin Search App
3
SC25: Estimating AMD’s Upcoming MI430X’s FP64 and the Discovery Supercomputer
Hello, you fine Internet folks,
Dec 10, 2025
•
George Cozma
Codestin Search App
15
Codestin Search App
2
Codestin Search App
2
Evaluating Uniform Memory Access Mode on AMD's Turin ft. Verda (formerly DataCrunch.io)
How does uniform memory access play out as interconnects get increasingly non-uniform?
Nov 26, 2025
•
Chester Lam
Codestin Search App
16
Codestin Search App
3
Codestin Search App
1
Recent posts
View all
SC25: HACCing over 500 Petaflops on Frontier
Hello you fine Internet folks,
Nov 22, 2025
•
George Cozma
Codestin Search App
23
Codestin Search App
1
Codestin Search App
2
Qualcomm’s Snapdragon X2 Elite
Hello you fine Internet folks,
Nov 19, 2025
•
George Cozma
Codestin Search App
41
Codestin Search App
10
Codestin Search App
3
Strix Halo’s Memory Subsystem: Tackling iGPU Challenges
Editor’s Note (11/2/2025): Due to an error in moving the article over from Google Docs to Substack, the “Balancing CPU and GPU Bandwidth Demands…
Oct 31, 2025
•
Chester Lam
Codestin Search App
21
Codestin Search App
4
Codestin Search App
3
Evaluating the Infinity Cache in AMD Strix Halo
Strix Halo is the codename for AMD’s highest end mobile chip, which is used in the Ryzen AI MAX series.
Oct 22, 2025
•
Chester Lam
Codestin Search App
28
Codestin Search App
9
Codestin Search App
1
AMD’s Chiplet APU: An Overview of Strix Halo
Hello you fine Internet folks!
Oct 18, 2025
•
George Cozma
Codestin Search App
35
Codestin Search App
11
Codestin Search App
2
Panther Lake’s Reveal at ITT 2025
Hello you fine Internet folks,
Oct 14, 2025
•
George Cozma
Codestin Search App
12
Codestin Search App
5
Codestin Search App
2
Interviewing Intel's Chief Architect of x86 Cores at Intel Tech Tour 2025
Hello you fine Internet folks,
Oct 9, 2025
•
George Cozma
Codestin Search App
22
Codestin Search App
5
Codestin Search App
3
AMD’s EPYC 9355P: Inside a 32 Core Zen 5 Server Chip
High core count chips are headline grabbers.
Sep 30, 2025
•
Chester Lam
Codestin Search App
23
Codestin Search App
3
Codestin Search App
4
A Look into Intel Xeon 6’s Memory Subsystem
Intel’s server dominance has been shaken by high core count competition from the likes of AMD and Arm.
Sep 26, 2025
•
Chester Lam
Codestin Search App
16
Codestin Search App
7
Codestin Search App
4
AMD's Inaugural Tech Day ft. ROCm 7, Modular, and AMD Lab Tour
Hello you fine Internet folks,
Sep 22, 2025
•
George Cozma
Codestin Search App
9
Codestin Search App
Codestin Search App
2
Everactive’s Self-Powered SoC at Hot Chips 2025
Hot Chips 2025 was filled with presentations on high power devices.
Sep 17, 2025
•
Chester Lam
Codestin Search App
13
Codestin Search App
10
Codestin Search App
4
AMD’s RDNA4 GPU Architecture at Hot Chips 2025
RDNA4 is AMD’s latest graphics-focused architecture, and fills out their RX 9000 line of discrete GPUs.
Sep 13, 2025
•
Chester Lam
Codestin Search App
28
Codestin Search App
3
Codestin Search App
4
See all
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts