Thanks to visit codestin.com Credit goes to edaa-org.github.io
Introduction
Main Documentation
References and Reports
Attribute
FileType
File
HumanReadableContent
XMLContent
YAMLContent
JSONContent
INIContent
TOMLContent
TCLContent
SDCContent
PythonContent
TextFile
LogFile
XMLFile
SourceFile
HDLSourceFile
RDLSourceFile
NetlistFile
EDIFNetlistFile
TCLSourceFile
VHDLSourceFile
VerilogBaseFile
VerilogSourceFile
VerilogHeaderFile
SystemVerilogBaseFile
SystemVerilogSourceFile
SystemVerilogHeaderFile
SystemRDLSourceFile
PythonSourceFile
CocotbPythonFile
ConstraintFile
ProjectFile
CSourceFile
CppSourceFile
SettingFile
SimulationAnalysisFile
SimulationElaborationFile
SimulationStartFile
SimulationRunFile
WaveformConfigFile
WaveformDatabaseFile
WaveformExchangeFile
FileSet
VHDLLibrary
Design
Project
Appendix
A vendor specific package for Altera (now Intel FPGA).
Submodules