Thanks to visit codestin.com Credit goes to github.com
We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 366e244 commit 6785a51Copy full SHA for 6785a51
drivers/phy/rockchip/phy-rockchip-pcie.c
@@ -30,9 +30,8 @@
30
#define PHY_CFG_ADDR_SHIFT 1
31
#define PHY_CFG_DATA_MASK 0xf
32
#define PHY_CFG_ADDR_MASK 0x3f
33
-#define PHY_CFG_RD_MASK 0x3ff
34
#define PHY_CFG_WR_ENABLE 1
35
-#define PHY_CFG_WR_DISABLE 1
+#define PHY_CFG_WR_DISABLE 0
36
#define PHY_CFG_WR_SHIFT 0
37
#define PHY_CFG_WR_MASK 1
38
#define PHY_CFG_PLL_LOCK 0x10
0 commit comments