Thanks to visit codestin.com
Credit goes to github.com

Skip to content

Commit 4112e39

Browse files
committed
Remove unused symbol __aarch64
This was added as a possible variant of __aarch64__ back when 64-bit ARM was vaporware. It hasn't shown up in the wild since then, so remove. Nathan Bossart Discussion: https://www.postgresql.org/message-id/CAFBsxsEN5nW3uRh%3Djrs-QexDrC1btu0ZfriD3FFfb%3D3J6tAngg%40mail.gmail.com
1 parent b4ddf3e commit 4112e39

File tree

3 files changed

+7
-8
lines changed

3 files changed

+7
-8
lines changed

src/include/port/atomics.h

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -63,8 +63,7 @@
6363
* compiler barrier.
6464
*
6565
*/
66-
#if defined(__arm__) || defined(__arm) || \
67-
defined(__aarch64__) || defined(__aarch64)
66+
#if defined(__arm__) || defined(__arm) || defined(__aarch64__)
6867
#include "port/atomics/arch-arm.h"
6968
#elif defined(__i386__) || defined(__i386) || defined(__x86_64__)
7069
#include "port/atomics/arch-x86.h"

src/include/port/atomics/arch-arm.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -21,12 +21,12 @@
2121
* 64 bit atomics on ARM32 are implemented using kernel fallbacks and thus
2222
* might be slow, so disable entirely. On ARM64 that problem doesn't exist.
2323
*/
24-
#if !defined(__aarch64__) && !defined(__aarch64)
24+
#if !defined(__aarch64__)
2525
#define PG_DISABLE_64_BIT_ATOMICS
2626
#else
2727
/*
2828
* Architecture Reference Manual for ARMv8 states aligned read/write to/from
2929
* general purpose register is atomic.
3030
*/
3131
#define PG_HAVE_8BYTE_SINGLE_COPY_ATOMICITY
32-
#endif /* __aarch64__ || __aarch64 */
32+
#endif /* __aarch64__ */

src/include/storage/s_lock.h

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -256,7 +256,7 @@ spin_delay(void)
256256
* We use the int-width variant of the builtin because it works on more chips
257257
* than other widths.
258258
*/
259-
#if defined(__arm__) || defined(__arm) || defined(__aarch64__) || defined(__aarch64)
259+
#if defined(__arm__) || defined(__arm) || defined(__aarch64__)
260260
#ifdef HAVE_GCC__SYNC_INT32_TAS
261261
#define HAS_TEST_AND_SET
262262

@@ -277,7 +277,7 @@ tas(volatile slock_t *lock)
277277
* high-core-count ARM64 processors. It seems mostly a wash for smaller gear,
278278
* and ISB doesn't exist at all on pre-v7 ARM chips.
279279
*/
280-
#if defined(__aarch64__) || defined(__aarch64)
280+
#if defined(__aarch64__)
281281

282282
#define SPIN_DELAY() spin_delay()
283283

@@ -288,9 +288,9 @@ spin_delay(void)
288288
" isb; \n");
289289
}
290290

291-
#endif /* __aarch64__ || __aarch64 */
291+
#endif /* __aarch64__ */
292292
#endif /* HAVE_GCC__SYNC_INT32_TAS */
293-
#endif /* __arm__ || __arm || __aarch64__ || __aarch64 */
293+
#endif /* __arm__ || __arm || __aarch64__ */
294294

295295

296296
/*

0 commit comments

Comments
 (0)