Every RISC-V chip has it's own memory map of mtime and mtimecmp. This means that the logic to implement the timer is repeated in all chips.

Instead we should create a generic instance in the RISC-V arch that can be used to access these two register and use that.