Reg No / Roll No
RENGANAYAGI VARATHARAJ COLLEGE OF ENGINEERING
SALVARPATTI, SIVAKASI 626 128
B.E/B.Tech Degree Examinations August 2014
QUESTION PAPER CODE: I3DS1
INTERNAL ASSESSMENT TEST I
EC2312 DIGITAL SIGNAL PROCESSING
Year & Sem : III/ V
Branch : EEE
Date: 18-08-2014
Total Marks / Time 50 Marks / 1 Hours
__________________________________________________________________________________________________
PART A [Answer All Question]
52=10
1. What are the factors that influence the selection of DSPs?
2. Mention the different addressing modes in TMS320C54x processor.
3. What is meant by pipelining?
4. Give the digital signal processing application with the TMS 320 family.
5. State the features of TMS3205C5x series of DSP processors.
---------------------------------------------------------------------------------------------------------------------------------PART B [Answer All Question]
18=8; 216=32:=40
6. a) ) Describe the decimation in time [DIT] radix-2 FFT algorithm to determine N-point DFT.
(8)
(Or)
Determine the unit step response of the system whose difference equation is
y(n)-0.7y(n-1)+0.12y(n-2) = x(n-1)+x(n-2) if y(-1) = y(-2) = 1.
(8)
7 a) Explain the various addressing modes and salient features of TMS320C54X.
(Or)
(b) Find X(K) for the given sequence x(n)={1,2,3,4,1,2,3,4}
8
(16)
(16)
a) i)Determine the linear convolution of the following sequences
x1(n)={1,2,3,1} x2(n)={1,2,1,-1}
(6)
(ii) Obtain the system function and impulse response of the following system
y(n)-5y(n-1)=x(n)+x(n-1)
(10)
b) An 8-point discrete time sequence is given by x(n) = {2,2,2,2,1,1,1,1}. Compute the 8-point DFT of x(n) using
radix-2 FFT algorithm.
(16)
-------------------------------------------------------------------------------------------------------------------------------
Prepared By
Approved By