DIGITAL BASIC - 1.
5 : Multiplexer (MUX) |VLSI Concepts
1 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Powered by
Translate
A online information Center for all who have Interest in Semiconductor Industry.
Content
VLSI BASIC
Low Power
STA & SI
Physical Design
Video Lectures
VLSI Glossary
Extraction & DFM
Vlsi Interview Questions
VLSI Industry: Insight
About Us
Recommended Book
Call for Help
Featured Post
Search This Blog
Journey from M.tech to Internship (Sanjay
Goyal)
Wednesday, December 25, 2013
People always ask me how to get into VLSI Industry and
every time, I try to help them with few basic rules.
Complete your required Educat...
DIGITAL BASIC - 1.5 : Multiplexer (MUX)
Follow by Email
Index
Chapter1
Chapter2
Chapter3
Digital
Background
Semiconductor Background
CMOS
Processing
Chapter4
1.1
1.2
1.3a
1.3b
1.4
1.5
Number
System
Digital
Arithmetic
Logic
Gates
Logic
Gates
Combinational
Circuits
Multiplex
(MUX)
1.6
Be the first of your friends to like this
De-Multiplexer:
Receives information on a single line and transmits that information on one of 2n possible output lines.
The selection of specific output line is controlled by the bit values of n selection lines.
Multiplexer:
Multiplexing means transmitting a large number of information units over a smaller number of channels lines.
A digital multiplexer is a combinational circuit that selects binary information from one of many inputs lines and directs it
in a signal output line.
The selection of a particular line is controlled by a set of selection lines.
Normally, there are 2n input lines and n selection lines whose bit combinations determine which input is selected.
Multiplexers can be used for the implementation of Boolean functions, combinational circuits. They can also used for
parallel to serial conversion.
Multiplexer is also called data selector or universal circuit.
It is used for connection two or more sources to a single destination among computer units and it is useful for
constructing a common bus system
Total Pageviews
3,436,496
Subscribe To VLSI EXPERT
Posts
Comments
Important Points:
To implement 2n :1 MUX by using 2:1 MUX, the total number or 2:1 MUX required is 2n-1
Given MUX
4
4
8
8
:
:
:
:
1
1
1
1
To be implemented
MUX
16 : 1
64 : 1
64 : 1
256 : 1
Required
No of MUX
4+1=5
16+4+1=21
8+1 =9
32+4+1=37
Implementation of Higher Order MUX using Lower Order MUX:
4:1 MUX by 2:1 MUX
Popular Posts
Basic of Timing
Analysis in Physical
Design
"Timing Paths" : Static
Timing Analysis (STA)
basic (Part 1)
Blog Archive
2016 (8)
2015 (15)
2014 (15)
Delay - "Wire Load
Model" : Static Timing
Analysis (STA) basic
(Part 4c)
Delay - "Interconnect
Delay Models" : Static
Timing Analysis (STA)
basic (Part 4b)
"Setup and Hold Time"
: Static Timing Analysis
(STA) basic (Part 3a)
"Setup and Hold Time
2013 (12)
December (6)
DIGITAL BASIC 1.5 : Multiplexer
(MUX)
DIGITAL BASIC 1.4 :
Combinational
Circuits
DIGITAL BASIC 1.3 : LOGIC
GATES (Part - b)
DIGITAL BASIC -
7/17/2016 10:30 PM
DIGITAL BASIC - 1.5 : Multiplexer (MUX) |VLSI Concepts
2 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Violation" : Static
Timing Analysis (STA)
basic (Part 3b)
"Examples Of Setup
and Hold time" : Static
Timing Analysis (STA)
basic (Part 3c)
"Time Borrowing" :
Static Timing Analysis
(STA) basic (Part 2)
Effect of Wire Length
On the Slew: Static
Timing Analysis (STA)
Basic (Part-7a)
Total number of 2: 1 MUX = 3
MUX as a universal logic gate
Gate Type
Buffer
Implemented by MUX + Equation
Y=output = A
10 Ways to fix SETUP
and HOLD violation:
Static Timing Analysis
(STA) Basic (Part-8)
1.3 : LOGIC
GATES (Part - a)
DIGITAL BASIC 1.2 : DIGITAL
ARITHMETIC
DIGITAL BASIC 1.1 : NUMBER
SYSTEM
October (2)
May (1)
April (1)
March (1)
January (1)
2012 (15)
2011 (17)
2010 (5)
2008 (1)
Recent Visitors
NOT/Inverter
Y=A
AND
Y=A.B
OR
Y=A+B
Live Traffic Feed
A visitor from United
States arrived from
www.bing.com and
viewed VLSI
A
visitor from
Concepts:
VLSI
Kirkland,
United
BASIC 2 secs
ago
States viewed "Setup
and Hold Time
A visitor from
Bangalore,
Violation"
: Static...
9
Karnataka
secs ago arrived from
google.co.in and viewed
"DIGITAL BASIC - 1.5 :
Multiplexer (MUX) |VLSI
A visitor from India
Concepts" 44 secs ago
arrived from
vlsi-expert.com and
viewed ""Setup and Hold
Time" : Static Timing
A visitor from United
Analysis (STA) basic (Part
Kingdom arrived from
3a) |VLSI Concepts" 1
vlsi-expert.com and
min ago
viewed ""Examples Of
Setup and Hold time" :
Static Timing Analysis
A
visitor
from
Japan
(STA)
basic
(Part
3c)
arrived
from google.co.in
|VLSI Concepts"
15 mins
and
ago viewed ""Timing
Paths" : Static Timing
Analysis (STA) basic (Part
A visitor from India
1) |VLSI Concepts" 16
arrived from google.co.in
mins ago
and viewed "VLSI
Concepts"
22 mins
A
visitor from
Indiaago
viewed "Basic of Timing
Analysis in Physical
EDN: IC Design
Design
A
visitor|VLSI
fromConcepts"
Munich,
25 minsarrived
ago from
Bayern
Choosing a mobilestorage interface:
images.google.de and
viewed ""Setup and Hold eMMC or UFS
The future of IC design
Time" : Static Timing
Analysis (STA) basic (Part FPGA constraints for
the modern world:
A
United31
3a)visitor
|VLSIfrom
Concepts"
Product how-to
States
arrived from
mins ago
edaboard.com and viewed Moving averager
rejects noisy outlier
"Clock Reconvergence
values
Pessimism (CRP) basic
10 Ways to program
|VLSI
Concepts"
35Delhi,
mins your FPGA
A
visitor
from New
ago view
Delhi
arrived
Real-time
Get Feedjitfrom
Followers
NOR
Y=(A+B)
with Google Friend Connect
Members (359) More
Already a member? Sign in
NAND
Y=(A.B)
7/17/2016 10:30 PM
DIGITAL BASIC - 1.5 : Multiplexer (MUX) |VLSI Concepts
3 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
XOR
XNOR
Implementation of Boolean function using Multiplexer:
The Boolean function may be implemented in 2n to 1 multiplexer.
If we have a Boolean function of n variables, we take n-1 of these variables and connect them to the selection lines of a
multiplexer (lets say these are select variables).
The remaining single variable (MSB variable) of the function is used for the inputs of the multiplexer (lets say these are
input variable).
Now form the implementation table
First row lists all those minterms where input variable is complemented (say 0).
Second row lists all those minterms where input variable is in its normal form (say 1).
The minterms are circled as per the given Boolean function. Now use the following steps to find out final multiplexer
inputs.
If the 2 minterms in a column are not circled, 0 is placed to the corresponding multiplexer inputs.
If the 2 minterms in a column are circled, 1 is placed to the corresponding multiplexer inputs.
If the minterms in the second row is circled and the first row is not circled, apply second row of variable to
the corresponding multiplexer inputs.
If the minterms in the first row is circled and not the second row, apply first row of the variable to the
corresponding multiplexer inputs.
Example: Implementation of given function using 8 to 1 multiplexer
F(A,B,C,D) = (1,3,4,11,12,13,14,15)
Solution.
Total number of variable n = 4 (A,B,C,D)
Number of select lines: n-1= 3 (B, C, D)
The given function has 4 variable, so 16 possible minterms (0 15) are entered in the implementation table.
All the minterms are divided into 2 groups
The first group (0-7) minterms are entered in the first row (Variable A =0)
The second group (815) minterms are entered in the second row (Variable A= 1)
Circle the minterm number as per function, which you have to implement (in this case its 1,3,4,11,12,13,14,15)
Find out the multiplexer input as per above given steps.
Implementation Table
Given multiplexer is 8:1
Logic diagram
Example
7/17/2016 10:30 PM
DIGITAL BASIC - 1.5 : Multiplexer (MUX) |VLSI Concepts
4 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Implement the following Boolean function using 8 : 1 MUX
F(A,B,C,D) = m(0,1,2,4,6,9,12,14)
Solution.
Select lines are B, C and D
Follow all the steps as per above points.
Example
Implement the following Boolean function with 8 : 1 multiplexer
F(A,B,C,D) = M (0,3,5,6,8,9,10,12,14)
Solution
The given maxterms are inverted to obtain minterms. From the minterms, we can implement the above Boolean function by using 8 :
1 multiplexer. Select lines are B, C and D, the input variable is A.
F(A,B,C,D) = m(1,2,4,7,11,13,15)
Example
Implement the following Boolean function with 8 : 1 multiplexer
F(A,B,C,D) = m (0,2,6,10,11,12,13) + d(3,8,14)
Solution.
The Boolean function has three dont care conditions which can be treated as either 0s or 1s. In this example dont care condition is
consider as 1.
You might also like:
DIGITAL BASIC 1.1 : NUMBER
SYSTEM
DIGITAL BASIC 1.4 : Combinational
Circuits
DIGITAL BASIC 1.3 : LOGIC
GATES (Part - a)
Linkwithin
Posted by VLSI EXPERT at 1:24 PM
+2 Recommend this on Google
Reactions:
6 comments:
7/17/2016 10:30 PM
DIGITAL BASIC - 1.5 : Multiplexer (MUX) |VLSI Concepts
5 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
Anonymous October 10, 2014 at 7:34 AM
Very good explaination
Reply
Anonymous November 4, 2014 at 6:12 PM
very helpful..are you going to post remaining concepts of digital designing
Reply
Replies
your VLSI November 4, 2014 at 11:45 PM
Yes I will do. but it will take some time.
Reply
Ketan Rathod January 2, 2016 at 11:21 PM
How many 16:1mux required for 64:1 mux
Reply
Ketan Rathod January 2, 2016 at 11:23 PM
Someone gave me answer as 4 -64/16= 4
And some as 5- 64/16=4+1(for next one)=5
So which one is correct 5 or 4
Reply
Replies
VlsiExpertGroup January 4, 2016 at 7:31 PM
if you can't use anyother gate.. like AND, OR, XOR .. then 5 is correct. but in case you can use any such basic gates - then 4
is correct answer.
Reply
Comment as:
Publish
Links to this post
Create a Link
Newer Post
Home
Older Post
Subscribe to: Post Comments (Atom)
Must Read Articles
"Setup and Hold
Time Violation" : S...
Synopsys Design
Constraints (SDC)...
Parasitic
Interconnect Corn...
Clock
Reconvergence P...
"Examples Of Setup
and Hold time" : St...
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
7/17/2016 10:30 PM
DIGITAL BASIC - 1.5 : Multiplexer (MUX) |VLSI Concepts
6 of 6
http://www.vlsi-expert.com/2013/12/digital-basic-15-multiplexer-mux.html
"Timing Paths" :
Static Timing Anal...
Maximum Clock
Frequency : Static...
Fixing Setup and
Hold Violation : St...
"Time Borrowing" :
Static Timing Anal...
Design constraint :
Maximum transitio...
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
www.vlsi-expert.com
AddThis
7/17/2016 10:30 PM
