06 CSA Memory Organisation
1. A memory system has a total of 64 chips. Each memory chip has 8 address lines and 8
data lines.
2^MAR*MDR(BYTES)
Number of address line,n=8
Number of memory locations,m=2^8=256
Number of data line/Number of bits=8
Total number of chips=64
Total capacity=64*256*8=131072bits
=131072/8
=16384bytes
16384bytes/1024=16kilobytes
– How many bits of memory are present in the memory system? Show your
work. (5 points)
2. Determine the memory capacities (in bytes, MB or GB) of the following computer
configurations:- word(largest piece of data that can be transferred to and from the
working memory in a single operation)
– Memory address register of 16bits and word size of 12bits.
2^16*(12/8)bytes=98304bytes =96KB
– Memory address register of 24bits and word size of 8bits.
2^24*(8/8)bytes=16777216bytes=16MB
– Memory address register of 32bits and word size of 16bits.
2^32*(16/8)bytes=8589934592bytes=8GB
– Memory address registers of 64bits and word size of 24bits.
2^64*(24/8)bytes=48EB
Diploma Asia Pacific University of Technology & Innovation Tutorial
3. How many bits of memory are contained in a memory unit with?
512KB=4194304bits
2MB=16777216bits
256GB=2.199*10^12bits
4. With the help of the diagram, explain memory hierarchy.
Register
Cache
RAM
Secondary
5. What are the differences between registers, cache and main memory?
6. In what order does the Processor search for data or instructions?
CPU ->Register ->Cache -> RAM (OS will take responsibility for searching memory
in RAM and pass to CPU)
7. What are the two (2) major types of RAM?
Static RAM and dynamic RAM
Static RAM retains data bits in its memory as long as power is being supplied. SRAM
consumes more power than DRAM, especially when it's active, due to the constant
power required to keep data intact. SRAM is faster and more responsive in terms of
data access.
Dynamic RAM must be continuously refreshed, has an extremely short data lifetime-
typically about four milliseconds. To prevent data loss, DRAM cells must be
periodically refreshed, which involves reading and rewriting data. This process is why
it's called "dynamic" memory. DRAM is slower than SRAM due to the need for
periodic refreshing and the extra time it takes to access data from a row and column.
DRAM is more power-efficient than SRAM, especially when idle, as it doesn't
require constant power to maintain data.
8. Assume a computer system which has 18-bits MAR and 16-bits MDR. What is the
total size of memory addressable by this computer system? Show your calculations
Diploma Asia Pacific University of Technology & Innovation Tutorial