24N60 Data Sheet
24N60 Data Sheet
April 2000
QFET TM
FQA24N60
600V N-Channel MOSFET
D
!
"
! "
G! "
"
TO-3P !
G DS S
FQA Series
Thermal Characteristics
Symbol Parameter Typ Max Units
RθJC Thermal Resistance, Junction-to-Case -- 0.4 °CW
RθCS Thermal Resistance, Case-to-Sink 0.24 -- °CW
RθJA Thermal Resistance, Junction-to-Ambient -- 40 °CW
Off Characteristics
BVDSS Drain-Source Breakdown Voltage VGS = 0 V, ID = 250 µA 600 -- -- V
∆BVDSS Breakdown Voltage Temperature
ID = 250 µA, Referenced to 25°C -- 0.6 -- V/°C
/ ∆TJ Coefficient
IDSS VDS = 600 V, VGS = 0 V -- -- 10 µA
Zero Gate Voltage Drain Current
VDS = 480 V, TC = 125°C -- -- 100 µA
IGSSF Gate-Body Leakage Current, Forward VGS = 30 V, VDS = 0 V -- -- 100 nA
IGSSR Gate-Body Leakage Current, Reverse VGS = -30 V, VDS = 0 V -- -- -100 nA
On Characteristics
VGS(th) Gate Threshold Voltage VDS = VGS, ID = 250 µA 3.0 -- 5.0 V
RDS(on) Static Drain-Source
VGS = 10 V, ID = 11.8 A -- 0.18 0.24 Ω
On-Resistance
gFS Forward Transconductance VDS = 50 V, ID = 11.8 A (Note 4) -- 22.5 -- S
Dynamic Characteristics
Ciss Input Capacitance VDS = 25 V, VGS = 0 V, -- 4200 5500 pF
Coss Output Capacitance f = 1.0 MHz -- 550 720 pF
Crss Reverse Transfer Capacitance -- 56 75 pF
Switching Characteristics
td(on) Turn-On Delay Time VDD = 300 V, ID = 23.5 A, -- 90 190 ns
tr Turn-On Rise Time RG = 25 Ω -- 270 550 ns
td(off) Turn-Off Delay Time -- 200 410 ns
(Note 4, 5)
tf Turn-Off Fall Time -- 170 350 ns
Qg Total Gate Charge VDS = 480 V, ID = 23.5 A, -- 110 145 nC
Qgs Gate-Source Charge VGS = 10 V -- 25 -- nC
Qgd Gate-Drain Charge (Note 4, 5) -- 53 -- nC
Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 4.3mH, IAS = 23.5A, VDD = 50V, RG = 25 Ω, Starting TJ = 25°C
3. ISD 23.5A, di/dt 200A/µs, VDD BVDSS, Starting TJ = 25°C
4. Pulse Test : Pulse width 300µs, Duty cycle 2%
5. Essentially independent of operating temperature
Typical Characteristics
VGS
Top : 15.0 V
10.0 V
8.0 V
7.0 V
6.5 V
6.0 V
Bottom : 5.5 V 1
150
10
ID, Drain Current [A]
25
0
10
-55
0
10 Notes : Notes :
1. 250s Pulse Test 1. VDS = 50V
2. TC = 25 2. 250s Pulse Test
-1
10
10
-1
10
0
10
1 2 4 6 8 10
1.0
0.8
Drain-Source On-Resistance
VGS = 10V
IDR, Reverse Drain Current [A]
1
10
RDS(ON) [ ],
0.6
VGS = 20V
0.4
0
10
150 25
0.2
Notes :
1. VGS = 0V
Note : TJ = 25 2. 250s Pulse Test
0.0 -1
0 10 20 30 40 50 60 70 80 90 100 10
0.2 0.4 0.6 0.8 1.0 1.2 1.4
ID, Drain Current [A] VSD, Source-Drain voltage [V]
12
Ciss = Cgs + Cgd (Cds = shorted)
Coss = Cds + Cgd
8000 Crss = Cgd VDS = 120V
10
VDS = 300V
VGS, Gate-Source Voltage [V]
Coss
6
4000
Notes : 4
1. VGS = 0 V
Crss 2. f = 1 MHz
2000
2
Note : ID = 23.5 A
0 0
-1 0 1 0 20 40 60 80 100 120
10 10 10
QG, Total Gate Charge [nC]
VDS, Drain-Source Voltage [V]
1.2 3.0
2.5
Drain-Source Breakdown Voltage
1.1
Drain-Source On-Resistance
BV DSS , (Normalized)
RDS(ON) , (Normalized)
2.0
1.0 1.5
1.0
0.9 Notes :
1. VGS = 0 V
Notes :
2. ID = 250 A 0.5 1. VGS = 10 V
2. ID = 11.8 A
0.8 0.0
-100 -50 0 50 100 150 200 -100 -50 0 50 100 150 200
o o
TJ, Junction Temperature [ C] TJ, Junction Temperature [ C]
24
Operation in This Area
is Limited by R DS(on)
20
2
10
10 µs
100 µs 16
ID, Drain Current [A]
1 ms
1
10 10 ms 12
DC
8
0
10 Notes :
o
1. TC = 25 C 4
o
2. TJ = 150 C
3. Single Pulse
-1
10 0
0 1 2 3
10 10 10 10 25 50 75 100 125 150
Figure 9. Maximum Safe Operating Area Figure 10. Maximum Drain Current
vs. Case Temperature
( t) , T h e r m a l R e s p o n s e
D = 0 .5
10
-1
N o te s :
0 .2 1 . Z J C ( t) = 0 .4 /W M a x .
2 . D u ty F a c to r , D = t 1 /t 2
0 .1 3 . T J M - T C = P D M * Z J C ( t)
0 .0 5
0 .0 2 PDM
JC
10
-2 0 .0 1 t1
s i n g l e p u ls e t2
Z
-5 -4 -3 -2 -1 0 1
10 10 10 10 10 10 10
t 1 , S q u a r e W a v e P u ls e D u r a t io n [ s e c ]
VGS
Same Type
50K
as DUT Qg
12V 200nF
300nF 10V
VDS
VGS Qgs Qgd
DUT
3mA
Charge
RL VDS
VDS 90%
VGS VDD
RG
10%
VGS
10V DUT
td(on) tr td(off)
tf
t on t off
L 1 BVDSS
VDS EAS = ---- L IAS2 --------------------
2 BVDSS - VDD
BVDSS
ID
IAS
RG
VDD ID (t)
DUT +
VDS
I SD
L
Driver
RG
Same Type
as DUT VDD
IRM
VSD VDD
Body Diode
Forward Voltage Drop
Package Dimensions
TO-3P
15.60 ±0.20
4.80 ±0.20
13.60 ±0.20
3.80 ±0.20
ø3.20 ±0.10 +0.15
9.60 ±0.20 1.50 –0.05
18.70 ±0.20
12.76 ±0.20
19.90 ±0.20
23.40 ±0.20
13.90 ±0.20
2.00 ±0.20
3.50 ±0.20
3.00 ±0.20
16.50 ±0.30
+0.15
0.60 –0.05
5.45TYP 5.45TYP
[5.45 ±0.30] [5.45 ±0.30]
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is
not intended to be an exhaustive list of all such trademarks.
DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY
PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY
LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN;
NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR
INTERNATIONAL.
As used herein: result in significant injury to the user.
1. Life support devices or systems are devices or systems 2. A critical component is any component of a life support
which, (a) are intended for surgical implant into the body, device or system whose failure to perform can be
or (b) support or sustain life, or (c) whose failure to perform reasonably expected to cause the failure of the life support
when properly used in accordance with instructions for use device or system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to
Advance Information Formative or In This datasheet contains the design specifications for
Design product development. Specifications may change in
any manner without notice.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.