Virtuoso Design Platform Update

Yonatan Kliger, April-2019

Custom IC, Application Engineer Director
Virtuoso Design Platform
A brief history

ICADV12
+30 Years of Continuous Innovation

Advanced Node
Electrically Aware Design
Design Constraints IC6
Open Access
Analog Design Environment
Parameterized Cells
Schematic-Driven Layout IC5

IC4
2 © 2018 Cadence Design Systems, Inc. All rights reserved.
Virtuoso IC Design Platform
Release: What’s new?
• Two new Virtuoso® releases
– Virtuoso IC6.1.8
– Virtuoso ICADVM18.1
Advanced Node With Support Down To 5nm
Ø Comprehensive Advanced Node Support Across all Major Foundries

• Virtuoso IC6.1.8 Ø Advanced Statistical Algorithms Improves Analysis by 20%

Ø Advanced Grid System, Improves Layout Efficiency by >3X

– Mature nodes and methodologies Advanced Design Automation

Ø Enhanced Spectre ® Integration with 3X throughput Improvements ICADVM
– Continue to be supported and enhancement Ø Simulation Driven Layout For Robust Layout Design
Ø Advanced Layout Automation & Concurrent Team Design
18.1
• Virtuoso ICADVM18.1 Enhanced System Design Platform
Ø Enables Heterogeneous System Design
Ø Seamless Integration With Cadence® SiP and Sigrity™ Platforms
– Virtuoso Advanced Methodologies release Ø Simultaneous Editing Across Multiple Technologies

5 © 2018 Cadence Design Systems, Inc. Cadence confidential.

– Supports wide spectrum of technologies

– New! Special support for advanced nodes down to 5nm
– New! Advanced design automation
– New! Expanded Virtuoso System Design Platform capabilities
– New system design solutions: Virtuoso RF Solution, Virtuoso Photonics Solution
– Will replace ICADV12.x release (ICADV12.x EoL)
3 © 2018 Cadence Design Systems, Inc. All rights reserved.
Virtuoso Design Platform – Mixed-Signal & System Design Solutions

Advanced design automation

Ø Enhanced Spectre® Integration with 3X throughput Improvements
Ø Simulation-driven layout for robust layout design
Advanced FinFET Processes Ø Advanced layout automation and concurrent team design Analog & Mixed-Signal
Advanced node with support down to 5nm
Ø Comprehensive advanced-node support across all major foundries ICADVM
Ø Advanced statistical algorithms improves analysis by 20%
Ø Advanced grid system, improves layout efficiency by >3X
18.1
Enhanced system design platform
Ø Enables heterogeneous system design
Ø Seamless integration with Cadence® SiP and Sigrity™ platforms
Ø Simultaneous editing across multiple technologies

Simulation Driven Design 8 © 2018 Cadence Design Systems, Inc. Cadence confidential. P&R Automation

System Design System Analysis RF/mmWave Photonics Advanced Packaging

4 © 2018 Cadence Design Systems, Inc. All rights reserved.
Virtuoso ICADVM18.1 – Advanced Methodologies Release
What’s new?

5 © 2018 Cadence Design Systems, Inc. All rights reserved.

Advanced design automation
➢ Enhanced Spectre® Integration with 3X throughput Improvements
➢ Simulation-driven layout for robust layout design
➢ Advanced layout automation and concurrent team design

Advanced node with support down to 5nm

➢ Comprehensive advanced-node support across all major foundries
ICADVM
➢ Advanced statistical algorithms improves analysis by 20%
➢ Advanced grid system, improves layout efficiency by >3X
18.1
Enhanced system design platform
➢ Enables heterogeneous system design
➢ Seamless integration with Cadence® SiP and Sigrity™ platforms
➢ Simultaneous editing across multiple technologies

6 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso ADE Product Suite
The right tool for the job
• Virtuoso ADE Explorer
– Highly interactive, single testbench analyzer that
assists engineers at the earliest stages of circuit
design
• Virtuoso ADE Assembler
– Interactive, multi-testbench environment that is
designed to pull together all the parts of the design
and their various specs to begin centering the
design for manufacturing
• Virtuoso Variation Option
– Extensive statistical verification for designs
requiring high-sigma validation and for advanced
nodes
• Virtuoso ADE Verifier
– Introduces a formal method for doing overall
electrical specification verification of analog
circuits
7 © 2018 Cadence Design Systems, Inc. All rights reserved.
Virtuoso ADE Product Suite
You can save it in a Plotting Template too!
• Enable sensible and
predictable manipulation
of the sizing of sub
windows
• Allow meaningful drag to
empty space
• Provide the ability to
easily swap subwindows
• Choose a preferred grid
size (up to 6x8)

8 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso implementation

SOS data mgmt.

operations natively
integrated

9 © 2018 Cadence Design Systems, Inc. All rights reserved. ClioSoft Confidential © 2019 ClioSoft Inc.
© 2019 ClioSoft Inc.

Feature rich design manager/browser

Powerful way to navigate Rich filter and sort

and operate on your options
design

Icons propagate to Customize to display

indicate status desired attributes as
columns

Select and operate on Visualize and operate

multiple libraries, cells or on design hierarchy
views (not single select as in
Lib Manager)
10 © 2018 Cadence Design Systems, Inc. All rights reserved.
© 2019 ClioSoft Inc.

Visual Design Diff (VDD)

Invoke VDD to identify
modifications made to
schematic/layout Identify additions,
deletions, properties
changed

Select versions to be
compared

Option to ignore
cosmetic differences

Visualize and compare Step through the

11 entire
© 2018 Cadence Design Systems, Inc. All rights cell hierarchy
reserved. changes
 Introducing Quantus™ Smart View

Up to 7X Faster than Current Extracted View

Up to 7X Smaller Size than Extracted View

and up to 3X Smaller than DSPF

10X Faster Virtuoso® ADE Netlisting Time

12 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso ICADVM18.1
Introducing a new and advanced layout environment

Virtuoso® Layout Suite EXL

Layout Layout Advanced

XL EAD Automation

13 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso Advanced Methodologies ICADVM18.1
Introducing: Virtuoso Layout Suite EXL – An advanced layout environment
• Virtuoso® Layout Suite XL
– Connectivity- and constraint-driven layout environment
– Subsumes all shape-based features, functions, and APIs
Design-rules &
• Virtuoso Layout Suite EXL Constraint Driven
Schematic-
– New custom layout environment for advanced methodologies Driven Layout
– Subsumes all Virtuoso Layout Suite XL features and functions Concurrent
Layout Editing
– Includes Virtuoso Layout Suite EAD features and plug-ins
– Includes selected Virtuoso Layout Suite GXL capabilities, ModGens, Core Layout
Layout XL Layout EXL
and pin-to-trunk routing Editing
Wire Editor
– In-design RC extraction and EM-IR analysis
– New! Concurrent layout editing Smart Vias
– New! Custom rows infrastructure for advanced structured methodology New Binder /
– New! Track-based and row-based automatic placement and routing Improved Extractor

– New! Layout planning and routing planning and analysis

– New! Simulation-driven layout for planning and implementation
– New! Quantus™ Field Solver integration into EAD
– *New! Editing support for RF module design and advanced packaging

14 © 2018 Cadence Design Systems, Inc. All rights reserved.

*requires additional licensing – next slide

Virtuoso ICADVM18.1
To find out more…

15 © 2018 Cadence Design Systems, Inc. All rights reserved.

Advanced design automation
➢ Enhanced Spectre® Integration with 3X throughput Improvements
➢ Simulation-driven layout for robust layout design
➢ Advanced layout automation and concurrent team design

Advanced node with support down to 5nm

➢ Comprehensive advanced-node support across all major foundries
ICADVM
➢ Advanced statistical algorithms improves analysis by 20%
➢ Advanced grid system, improves layout efficiency by >3X
18.1
Enhanced system design platform
➢ Enables heterogeneous system design
➢ Seamless integration with Cadence® SiP and Sigrity™ platforms
➢ Simultaneous editing across multiple technologies

16 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso Advanced Node Solution
Ecosystem update
• Over 150 customers using Virtuoso® Advanced Node in production today
• Major growth in advanced node custom/analog space
– Many new technology advancements and more in the works
– Real opportunity to revolutionizing the custom/analog space
• More than just Tier 1 suppliers
– Many new IP companies feeding advanced node ecosystem
• Certified for 20nm,16nm,12nm, 10nm, 7nm
and now 5nm

17 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso Advanced-Node Layout Design
Addressing the challenges of advanced process technologies down to 5nm

• Unique multi-grid system for placement and routing

…Novel way to abstract complex design rules

• New! Automatic and assisted placers

• New! In-design fill

• New! Device-level, row-based routing

• New! 5nm constraints

18 © 2018 Cadence Design Systems, Inc. All rights reserved.

Advanced design automation
➢ Enhanced Spectre® Integration with 3X throughput Improvements
➢ Simulation-driven layout for robust layout design
➢ Advanced layout automation and concurrent team design

Advanced node with support down to 5nm

➢ Comprehensive advanced-node support across all major foundries
ICADVM
➢ Advanced statistical algorithms improves analysis by 20%
➢ Advanced grid system, improves layout efficiency by >3X
18.1
Enhanced system design platform
➢ Enables heterogeneous system design
➢ Seamless integration with Cadence® SiP and Sigrity™ platforms
➢ Simultaneous editing across multiple technologies

19 © 2018 Cadence Design Systems, Inc. All rights reserved.

Virtuoso System Design Platform
Cross-Platform Solution for the Next Wave of System Design

Virtuoso and Spectre® Solutions

(Cross-Platform Planning and Optimization)

IC

OrbitIO™ Interconnect Designer

(Schematic, Layout, ADE, and Simulation)
Sigrity™ Technologies

Virtuoso System Design Platform

System Design
(3D EM, SI, and PI)

Package
Cadence® SiP
(Advanced IC Package/Module Design)

Allegro® PCB

PCB
(Analog, RF, and Digital PCB Design)

20 © 2018 Cadence Design Systems, Inc. All rights reserved.

 New Virtuoso RF Solution
Innovations for the next wave of RFIC and RF module design

RF module and RFIC co-design environment

Edit-in-Concert™️ – simultaneous editing across

multiple technologies with Multi-PDK support

Single “golden” schematic for implementation,

verification, and electromagnetic analysis

Seamless integration of electromagnetic extraction

and analysis solutions

Interoperability with Cadence® SIP

21 © 2018 Cadence Design Systems, Inc. All rights reserved.
Partnering for System Design Enablement

The New Cadence Virtuoso RF Solution and AXIEM 3D Planar EM Software

Integration

Traditionally, each major stage in the IC development process has operated in

isolation supported by a unique and dedicated set of design tools, models,
languages and data formats, which can cause design failures due to the manual
translation of data between numerous disjointed tools. To address this issue and
streamline the RFIC and RF module design flow, Cadence delivered the following
capabilities within the new Virtuoso RF solution:

• RFIC and RF Module co-design: Provides a robust design environment

enabling simultaneous editing of multiple ICs on a complex RF module while
streamlining design to manufacturing tasks

• Single “golden” schematic: Offers schematic-driven layout implementation,

EM analysis and simulation and physical verification checks of RFIC and RF
module design through a single schematic source, reducing design failures RF Module and RFIC co-design environment
• Smart electromagnetic (EM) simulation interface: Includes an integration
between the Cadence® Sigrity™ PowerSI® 3D EM Extraction Option and the Multi-PDK Support and simultaneous editing across
Virtuoso RF Solution, which automates hours of manual work required to run
critical passive component and interconnect EM simulations so users can run
multiple in-design experiments
multiple technologies
ICADVM
Single “Golden” schematic for Implementation,
As part of the collaboration between the two companies, the Cadence interface
has been extended to include an integration with the AXIEM 3D planar EM
verification and electromagnetic analysis
18.1
simulator, within the Cadence Virtuoso RF Solution design environment. The Seamless Integration of electromagnetic extraction
AXIEM software’s fast solver technology readily addresses passive structures, and analysis solutions
transmission lines, large planar antenna and patch array problems with more
than 100,000 unknowns, providing the accuracy, capacity and speed engineers
need to help them ensure design integrity upon the first attempt. It also Interoperability with Cadence SIP
incorporates NI’s proprietary full-wave planar Method of Moments (MoM) 4 © 2017 Cadence Design Systems, Inc..
technology that enables discrete- and fast-frequency sweeps.

The integrated
22 Cadence
© 2018 and NIDesign
Cadence EM solutions equip
Systems, Inc. engineers with a variety of EM
All rights reserved.
analysis methods for designing RFICs and RF modules.
Virtuoso RF Solution – RF Module and RFIC Co-Design Environment
Golden Schematic

Virtuoso® Virtuoso Virtuoso Cadence®

ADE Schematic Layout SiP

Unified EM Analysis Environment Virtuoso

EM Integration • Highly optimized design
Common EM View environment for RF module and
RFIC design
• Single ”golden” schematic for
Sigrity/AXIEM LVS verification, simulation, and
EM analysis
• Interoperability with Cadence
SiP Layout
Multiple EM Analysis Techniques
Quantus™ AXIEM Sigrity™
• Integrated electromagnetic (EM)
RLCK MoM 3D EM extractors and simulators

23 © 2018 Cadence Design Systems, Inc. All rights reserved.

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design
Systems, Inc. Accellera and SystemC are trademarks of Accellera Systems Initiative Inc. All Arm products are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All MIPI
specifications are registered trademarks or service marks owned by MIPI Alliance. All PCI-SIG specifications are registered trademarks or trademarks of PCI-SIG. All other trademarks are the property of their respective owners.