Chapter 1
From Zero to One
Copyright © 2013 Elsevier Inc. All rights reserved. 1
Figure 1.1 Levels of abstraction for an electronic computing system
(Image by Euroarms Italia. www.euroarms.net 2006.)
Copyright © 2013 Elsevier Inc. All rights reserved. 2
Figure 1.2 Flintlock rifle with a close-up view of the lock
Copyright © 2013 Elsevier Inc. All rights reserved. 3
Figure 1.3 Babbage’s Analytical Engine, under construction at the time of
his death in 1871
(image courtesy of Science Museum/Science and Society Picture Library)
Copyright © 2013 Elsevier Inc. All rights reserved. 4
Figure 1.4 Representation of a decimal number
Copyright © 2013 Elsevier Inc. All rights reserved. 5
Figure 1.5 Conversion of a binary number to decimal
Copyright © 2013 Elsevier Inc. All rights reserved. 6
Figure 1.6 Conversion of a hexadecimal number to decimal
Copyright © 2013 Elsevier Inc. All rights reserved. 7
Figure 1.7 Least and most significant bits and bytes
Copyright © 2013 Elsevier Inc. All rights reserved. 8
Figure 1.8 Addition examples showing carries: (a) decimal (b) binary
Copyright © 2013 Elsevier Inc. All rights reserved. 9
Figure 1.9 Binary addition example
Copyright © 2013 Elsevier Inc. All rights reserved. 10
Figure 1.10 Binary addition example with overflow
Copyright © 2013 Elsevier Inc. All rights reserved. 11
Figure 1.11 Number line and 4-bit binary encodings
Copyright © 2013 Elsevier Inc. All rights reserved. 12
Figure 1.12 NOT gate
Copyright © 2013 Elsevier Inc. All rights reserved. 13
Figure 1.13 Buffer
Copyright © 2013 Elsevier Inc. All rights reserved. 14
Figure 1.14 AND gate
Copyright © 2013 Elsevier Inc. All rights reserved. 15
Figure 1.15 OR gate
Copyright © 2013 Elsevier Inc. All rights reserved. 16
Figure 1.16 More two-input logic gates
Copyright © 2013 Elsevier Inc. All rights reserved. 17
Figure 1.17 XNOR gate
Copyright © 2013 Elsevier Inc. All rights reserved. 18
Figure 1.18 XNOR truth table
Copyright © 2013 Elsevier Inc. All rights reserved. 19
Figure 1.19 Three-input NOR gate
Copyright © 2013 Elsevier Inc. All rights reserved. 20
Figure 1.20 Three-input NOR truth table
Copyright © 2013 Elsevier Inc. All rights reserved. 21
Figure 1.21 Four-input AND gate
Copyright © 2013 Elsevier Inc. All rights reserved. 22
Figure 1.22 Four-input AND truth table
Copyright © 2013 Elsevier Inc. All rights reserved. 23
Figure 1.23 Logic levels and noise margins
Copyright © 2013 Elsevier Inc. All rights reserved. 24
Figure 1.24 Inverter circuit
Copyright © 2013 Elsevier Inc. All rights reserved. 25
Figure 1.25 DC transfer characteristics and logic levels
Copyright © 2013 Elsevier Inc. All rights reserved. 26
Figure 1.26 Silicon lattice and dopant atoms
Copyright © 2013 Elsevier Inc. All rights reserved. 27
Figure 1.27 The p-n junction diode structure and symbol
Copyright © 2013 Elsevier Inc. All rights reserved. 28
Figure 1.28 Capacitor symbol
Copyright © 2013 Elsevier Inc. All rights reserved. 29
Figure 1.29 nMOS and pMOS transistors
Copyright © 2013 Elsevier Inc. All rights reserved. 30
Figure 1.30 nMOS transistor operation
Copyright © 2013 Elsevier Inc. All rights reserved. 31
Figure 1.31 Switch models of MOSFETs
Copyright © 2013 Elsevier Inc. All rights reserved. 32
Figure 1.32 NOT gate schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 33
Figure 1.33 Two-input NAND gate schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 34
Figure 1.34 General form of an inverting logic gate
Copyright © 2013 Elsevier Inc. All rights reserved. 35
Figure 1.35 Three-input NAND gate schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 36
Figure 1.36 Two-input NOR gate schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 37
Figure 1.37 Two-input AND gate schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 38
Figure 1.38 Transmission gate
Copyright © 2013 Elsevier Inc. All rights reserved. 39
Figure 1.39 Generic pseudo-nMOS gate
Copyright © 2013 Elsevier Inc. All rights reserved. 40
Figure 1.40 Pseudo-nMOS four-input NOR gate
Copyright © 2013 Elsevier Inc. All rights reserved. 41
Figure 1.41 Three-input majority gate
Copyright © 2013 Elsevier Inc. All rights reserved. 42
Figure 1.42 Three-input AND-OR gate
Copyright © 2013 Elsevier Inc. All rights reserved. 43
Figure 1.43 Three-input OR-AND-INVERT gate
Copyright © 2013 Elsevier Inc. All rights reserved. 44
Figure 1.44 DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 45
Figure 1.45 DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 46
Figure 1.46 DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 47
Figure 1.47 Ben’s buffer DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 48
Figure 1.48 Two-input DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 49
Figure 1.49 Two-input DC transfer characteristics
Copyright © 2013 Elsevier Inc. All rights reserved. 50
Figure 1.50 Mystery schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 51
Figure 1.51 Mystery schematic
Copyright © 2013 Elsevier Inc. All rights reserved. 52
Figure 1.52 RTL NOT gate
Copyright © 2013 Elsevier Inc. All rights reserved. 53
Figure M 01
Copyright © 2013 Elsevier Inc. All rights reserved. 54
Figure M 02
Copyright © 2013 Elsevier Inc. All rights reserved. 55
Figure M 03a
Copyright © 2013 Elsevier Inc. All rights reserved. 56
Figure M 03b
Copyright © 2013 Elsevier Inc. All rights reserved. 57
Figure M 04
Copyright © 2013 Elsevier Inc. All rights reserved. 58
Figure M 05
Copyright © 2013 Elsevier Inc. All rights reserved. 59
Figure M 06
Copyright © 2013 Elsevier Inc. All rights reserved. 60
Figure M 07
Copyright © 2013 Elsevier Inc. All rights reserved. 61
Figure M 08
Copyright © 2013 Elsevier Inc. All rights reserved. 62
Figure M 10
Copyright © 2013 Elsevier Inc. All rights reserved. 63
UNN Figure 1
Copyright © 2013 Elsevier Inc. All rights reserved. 64
