0 ratings0% found this document useful (0 votes) 24 views7 pagesClipping and Clampling Circuits
clipping and clamping circuits
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content,
claim it here.
Available Formats
Download as PDF or read online on Scribd
4-13 P-N DIODE CLIPPING CIRCUITS
A wave shaping circuit which controls the shape of out waveform by removing or clipping
ing circuit. For a clipping circuit at least
4 portion of the applied wave is known as clipp:
fwo components a diode (which acts as a closed switch when forward-biased andunseen
important diode clippers are e
Sptive dippes, 2) Biased clipper and (3) Combi
at elocr hee clippers on by one atone:
positive clipper
which removes the positive half
qnecliPPet| 7 'ycles of the input voltage is
ct ppet The circuit arrangement ofa postive ci ge isknownas
ose pre 8 Positive clipper is shown in fig. (18).
“| ;
input wavelorm Positive clipper ‘output waveform
Fa 18)
hen the postive half cycle of the signal voltage is applied to the clipper i
‘ghen As postive with respect to B, the diode D is forward-biased. Hence it sets
when “od swith (or shor?) and conducts heavily, Therefore the voltage drop
Ihe diode or across the load resistor Rizo S0 the output voltage during
pate alecyeles is zero as obvious from the output waveform Te
te roel eyle ofthe signal voltage, when Bs postive with espe oe
ne reverse biased. Henceitacts like an open swith. Consequently hens
st vellgeappats 2s the doe of across the led resistor RL Acai ne
crest behaves as voltage divider with an output of
A
outptvolige= gy eM when RL>>
Inthis way the postive cycles the signal volage has ben
is called as postive clipper
‘The circuit of a negative
removedand thecircuit
Lipper is shown in fig (19)
vipa wavetor™
Negative cipper
Sing! votage
Fig. (19)(2) Blased Clipper
Abiased clipper is used when it is desired to remove @
or negative half cycle of the signal voltage. Fig. (20) show’
small portion of positive
s the circuit of a biaseg
clipper.
mA
‘9
°
Yin
Singla Votage erecionce, Output waveform
Fig. (20)
The circuit action may be understood in the following three points :
(i) When the input signal voltage is less than V for positive halfcycle: In this case, the
diode D is reverse-biased i,, acts as an open circuit. Therefore, most of the
input voltage appears across the output. |
(ii) When the input signal voltage is greater than V for positive half cycle: In this case,
the diode D is forward-biased ie. conducts heavily. The output voltage is
equal to + V. The output voltage will stay at +V as long as the input voltage
is greater than + V.
Gii) When the input signal voltage is negative: In this case, the diode D is
reverse-biased ie,, acts as reverse-biased. Therefore, entire negative half
cycle appears across the load.
In this way a biased positive clipper removes input volta, i
7 ige above +V. When it
dete ep rote te negative halfcyle of the input voltage, either the
ar ischanged.. it 5
Gynn ny \ged. Such a circuit is called as biased negative(3) Combination clipper
A combined circuit of biased positive and nega'
combination clipper. This is shown in fig. (22)-
tive clippers is known as‘When positive input voltage is greater than + Vy, diode D, is forward-biages
while diode D, is reversed-biased. Therefore, a voltage + Vi 2PPEATS ACTOSS the ogg
(@) Signal votage (©) Combination clipper ckeut (6) Output wavetorm
Fig, (22)
‘and positive signal voltage above + V; is clipped off. On the other hand, during
negative half cycle, the diode Dis forward biased and D, is reversed-biased solong
as the inputnegative voltageis greater than - V>.So the outputstays at ~ V2. Hence,
signal voltage beyond — V, volts clipped off. Between + V, and ~ Vp neither diode
is on and hence most of the input voltage appears across the load. The outout
‘waveform is shown in fig. (22).
4-14 P-N DIODE CLAMPING CIRCUITS
First of all we shall explain the meaning of clamping. Clamping is a process of
introducing adc level into an ac signa as shown in fig. (23). clamping circuit isa device
that places either the positive or negative peak of signal ata desire level
Fo. 9)
Following ae the minimum require
(9 diode, (i) a capacitor and, fi) eee 2mPing circuit:
required
Tor damp eb
(‘The wavelorrs of input
vertical shift either upuana
(Both Rand Cate te
Gi) The values of Rand C show
large enough such that the spe ReMS
the tie petit ot gna °F
iv) The analysis shou
OO forwatdbiased. YP Under the conti
"esistor Someti
“Sistor Sometimes a de battery is also
wveform,panne
%
Here we shal: consider the operation of a positive dl
ee Positive camper and a negative
(1) Positive clamper
Le a cvticlged aha eat ns a
vin ae ae el el woke wt iin
Input Positive clamger output
Fo. 24)
Here we assume that diode is ideal ie, it exhibits an arbitrarily sharp break at
volt and that its forward resistance is zero. The input signal is sinusoidal which
tegins at # = 0. The capacitor is uncharged at # = 0, Here our aim is to find the
‘waveform of the output 2,
‘During the negative half cycle, the diode D is forward-biased (acts as a closed
switch) and conducts heavily. At the maximum negative peak of applied signal, the
‘ondenser is changed to V,, The 1 plate ofthe capacitor being at negative potential
wre plate 2 at positive potential. During the positive half eycle, the diode D is
reverse-biased (open circuited) and does not conduct. The capacitor charged to Vi,
behaves as a battery and hence the output voltage 0, is given by
+, = output voltage = Vi + %
‘Accordingto the changes int, there would be corresponding changes in output
voltage asshown in fig. (24). Iisobvious that Vm + simply shifts the input volage
upward by Viz The output is thus positively clamped voltage.
0) Negative clamper
When a camper shifts the original signal in vertical downward direction, tis
known as negative clamper. The circuit ofa negative clamper is shown in fig. (25)
Input Negative clamper outpst
Fo, (25) i
oducts ev
During the positive half cyele diode D is forward-based and conde es ia
‘At the maximum positive peak ofthe applied signal, the condense"Electrunmy ~~
negative
V. The plate 1 of
potential,
input
; joes the inp!
Ttis obvious that the voltage across the capacitor OPP:
So the output voltage is given by
is at
ate plate 2 is al
jal while Pp’ 4
the capacitor is at positive potential Itage v,
t voltage ie
2%, = output voltage = 2%; — Vn every point o
com
This is equivalent to subtract a constant voltage V,, fr
curve of v; over the full cycle.
n the sine