15. 14. 13. 12. 11. 10. 9. 8. 7. 6. 5. 4. 3. 2. 1.

Implement
Implement Implement
Implement
Implement
Implement
Implement table,Design Design Design Design Design Design Design Design RAMDEOBABA
Boolean 1:2 a the a a a a a Subject:
1-bit circuit circuit circuit circuit circuit B.Tech.
a 8:1 16:1 input 3input 2 1:8 1:16 DE-MUX. circuit Department
logic MUX
MUX expression Magnitude
DE-MUXDE-MUX for for for for for
for 4-Bit 4-Bit 4-Bit 4-Bit 4-Bit DigitalElectronics
function using ORNAND Assessment
Teachers 1 Sem I UNIVERSITY,
using gate Describe displaying 2024-2025
Session
BCD BCD Binary Gray Binary of
using using and comparator
Sec Logic
F 4:1 2:1 using gate its the to to to Electronics
(A, MUX. MUX. to
01/02/O3/04/05 and
using 1:2 1:4 AOI 0 GrayExcess-3 BCD toBinary Gray
to Design
B, MUX. DE-MUX.DE-MUX.functionality
3
C, MUX. logic
combinational on code code code code
ComputerNAGPUR
D) 7 code
= circuit converter.
segment converter. converter. (24EE01TH0102)
Engineering
converter.
converter.
m of Science
3,4,10,11,14,15) diagram. 1:2
440
DEMUX circuit.display. 12u2024
Dale: 013

using

truth
using
 8:1 and 16: 1 multiplexer.
16. Implement alogic function F(A, B,C, D) =Em (1,3,4,11,12,13,14,15) +d(25)
using 8: 1 multiplexer.
17.Implement the following function using 8:1 MUX
F (A, B,C, D)= AB + BD + B'CD'
18. Design BCD to Decimal (4:10) Decoder
19. Design a 3:8 Decoder

20. Design 4:16 Decoder from 3:8 Decoders

21. Design a Decimal to BCD (10:4) Encoder

22. Design Octal to Binary (8:3) Encoder
23. Design 4:2 Priority Encoder OR Design 4 input Priority Encoder

24. Design a SOP circuit that will generate an even parity bit for 3 bit input

25. Design a SOP circuit that will generate an odd parity bit for 3 bit input

Submission Date: 22/11/2024

Dr. (Mrs.) Meghana A. Hasamnis

Dr. (Mrs.) Jayu P. Kalambe
Prof. (Mrs.) PoorviK. Joshi
Alu
Prof. Pooja Khangar 12|n24
Course Teachers