Sequencer Compare (SQC)
Instruction
• Reads input data from an input module
or register.
• Compares input data to step patterns
in a bit data file (B3 or B10) or integer
data file (N7).
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Sequencer Compare
Instruction (SQC) (Cont.)
• Found bit (FD):
– In the control data file (R6).
– Enabled if the input data matches one
of the patterns in the data file.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
PLC Ladder Logic Diagram Using
Sequencer Compare Instruction
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Sequencer Compare
Instruction Data File
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Sequencer Load Instruction
• Sequencer load (SQL) instruction:
– Used to read the PLC input module and
store the input data in a file.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
PLC Ladder Logic Diagram Using
Sequencer Load Instruction
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Cascading Sequencers
• Some PLC applications require the
number of steps to be more than 256.
• To exceed this 256-step limit, two
sequencers can be programmed in a
cascading arrangement to use both
the B3 and the B10 files.
• Both B3 and B10 files can hold 256
words and thus the number of
sequencer steps is increased to 512.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
PLC Ladder Logic Diagram
Using Cascading Sequencers
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Parallel Sequencers
• In some PLC applications, more than
16 ports need to be controlled by the
sequencer.
• Therefore, two or more sequencers
are connected in parallel so they both
are enabled simultaneously.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
PLC Ladder Logic Diagram
Using Parallel Sequencers
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Content of File B3
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Content of File B10
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Glossary
• Found bit (FD): Bit for a sequencer compare
instruction that is enabled when the data on the
input port matches the data stored in the
sequencer data file.
• Parallel: Method of sequencer connections that
increase the number of sequencer outputs.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Glossary
• Sequencer compare (SQC) instruction:
Instruction that reads the input source module
and compares it to the words in the sequencer
file.
• Sequencer instructions: Instructions that are
used to control several outputs with multiple
step patterns.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Glossary
• Sequencer length parameter: Area that holds
the total number of steps that must be
completed before the sequencer done status bit
coil is energized.
• Sequencer load (SQL) instruction: Instruction
that transfers data from the input source
module to the sequencer file.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Glossary
• Sequencer output (SQO) instruction:
Instruction that transfers data from the
sequencer source file to the output destination
module.
• Sequencer position parameter: Field that
indicates the step that is desired to start the
sequencer instruction.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
Glossary
• Table-to-register instruction: Instruction that
transfers data from a file to a PLC register or
output port.
© Goodheart-Willcox Co., Inc. Permission granted to reproduce for educational use only.
