Thanks to visit codestin.com
Credit goes to www.scribd.com

0% found this document useful (0 votes)
32 views3 pages

Sathyarjun Resume

V. Satya Narayana is a Design Verification Intern at SION Semiconductors Pvt. Ltd. with a B.Tech in Electrical and Electronics Engineering. He possesses skills in Verilog and System Verilog, has led various academic projects, and has participated in workshops and technical presentations. He is adaptable, has good communication skills, and is involved in extracurricular activities.

Uploaded by

himani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
32 views3 pages

Sathyarjun Resume

V. Satya Narayana is a Design Verification Intern at SION Semiconductors Pvt. Ltd. with a B.Tech in Electrical and Electronics Engineering. He possesses skills in Verilog and System Verilog, has led various academic projects, and has participated in workshops and technical presentations. He is adaptable, has good communication skills, and is involved in extracurricular activities.

Uploaded by

himani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

V SATYA NARAYANA

: [email protected]
: 7981967807

CAREER OBJECTIVE

To work in learning and challenging environment, utilizing my skill and knowledge


to be the best of my abilities and contribute positively to my personal growth as well as
growth of organization.

PROFESSIONAL SUMMARY
 A confident, self-motivated, dynamic professional undergoing an internship at
SION Semiconductors Pvt. Ltd.
 Hands on experience in implementation of functional verification Environments
(Test benches).
 Achieved skills on debugging test case failures and failures in simulation.
 Having proficiency in programming languages like Verilog and System Ver-
ilog.

EXPERIENCE

 Design Verification Intern at SION Semiconductors Pvt. Ltd, Bangalore


from 14th August 2017 to Present.

ACADEMIC CREDENTIALS

 Graduation B.Tech (E.E.E) at S V College of engineering, Tirupathi with 72% in


2017.
 Intermediate (M.P.C) at Sri Chaitanya junior college, Tirupathi with 91% in 2013.
 S.S.C. at Sai Sree High School, Tirupathi with 82% in 2011.

TECHNICAL SKILLS

Programming Languages : VERILOG, SYSTEM VERILOG

AREAS OF INTEREST

 Electrical Power Generation System.


 Digital Electronics.
AWARDS AND ACHIEVEMENTS
 I monitored 150 students of our department and lead them successfully to full-fill
their desire in visiting the generating power station situated at R.T.P.P in
Produttur.
 Event Organizer at School Level as well as College Technical Level functions.
 School People Leader.

WORKSHOP/PRESENTATION

 Attended the One Day International Workshop On POWER ELECTRONICS


APPLICATIONS IN RENEWABLE ENERGY SYSTEM in Chennai.
 Presented a paper on GENERATING OF ELECTRICITY BY USING KITES
in E-SAHATVA 2K16, a national level technical fest organized by JNTUA
college of engineering, Kalikiri.
 Presented a paper on NANO TREES in Sri Venkateswara College of
Engineering.
INDUSTRIAL VISITS

 Visited RAYALASEEMA THERMAL POWER PLANT at Produttur in my 3 rd


academic year.

ACADEMIC PROJECT
Major project:

Project Title  Closed Loop Controlled Solar Power Embedded EZ-Source


Inverter Fed Induction Motor Drive
Technology  MATLAB
Components  MATLAB TOOL KIT
Duration  2 Months
Role  Team Leader
Description  The use of embedded EZ-source inverter system as a single
stage power conversion concept for adjustable speed drives in
photovoltaic applications. By using the closed loop and open
loop control strategy of EZSI system are proposed. EZSI
produces the same voltage gain as the Z-source inverter. It has
added advantage of inherent source filtering capability and also
reduced capacitor size in without any extra passive filters.
PERSONAL TRAITS

 Able to adapt to New Environment easily.


 Good Communication skills.
 Actively Participation in all activities.
 I have ability to work independently as well as team member on large tasks.

EXTRA CURRICULAR ACTIVITIES

 Organizer for “JOSH-2K15” in SV Colleges.


 Participated in many cultural events and sports conducted in my graduation and
school and got prizes.

PERSONAL PROFILE

Father's Name  V. Jayaram

Mother's Name  V. Lakshmi

Address  D.No:3-437,Venkatapathi Nagar, Tirupati, Chittoor(D),


Andhra Pradesh-517507.
Gender  Male
Date of Birth  25-04-1995

Languages Known  English, Tamil and Telugu

Nationality  Indian
Hobbies  Listening Music, playing cricket, Browsing

DECLARATION

I hereby declare that the information furnished above is true to the best of my
knowledge. I assure you that I will be responsible for its accuracy.

Place:
Date: (V.SATYA NARAYANA)

You might also like