Thanks to visit codestin.com
Credit goes to www.scribd.com

Scribd
Upload
6 views2 pages

CAAL (Lecture 11)

Large memories are slow due to the speed mismatch between processors and memory, necessitating the use of cache to improve performance. Cache serves as a subset of main memory, allowing for quicker access to frequently used data. The document discusses memory hierarchy, caching mechanisms, and the design of cache systems, including direct mapping strategies.

Uploaded by

mashhood
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
6 views2 pages

CAAL (Lecture 11)

Large memories are slow due to the speed mismatch between processors and memory, necessitating the use of cache to improve performance. Cache serves as a subset of main memory, allowing for quicker access to frequently used data. The document discusses memory hierarchy, caching mechanisms, and the design of cache systems, including direct mapping strategies.

Uploaded by

mashhood
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Why are large memories slow?

search any instructions in cache, time save.

If not, we bring memory to cache.

Cache is a copy os subset of main memory> we make a copy of the chunk from main memory.

Now repetition is done it will have benefits that we will go to cahce.

Cache:
Difference in performance of computer.

We increased cache for one particular time.

Memory hierarchy

Fastest(top to down)
Register
Cache

RAM

Harddrive

Memory caching:

mismatch between processor and memory speeds> introduce memory cache.

Cost get very high.


Implemented with Sram.

Cache also tells which block of memory we took and from where we took(do whole work of RAM,
this is the function of ram)
Cache design

Direct mapped:
Cache knows that data that is coming will go in my this block

0,4,8.. data can go to 0block of Cache’s.

Formula can be derived.

You might also like