Thanks to visit codestin.com
Credit goes to www.scribd.com

0% found this document useful (0 votes)
2 views7 pages

Digital System 2 Lecture 3

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
2 views7 pages

Digital System 2 Lecture 3

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 7

Future university Digital system I lecture Notes

Lecture No (3)
De- Multiplexers
De-Multiplexer is a combinational circuit that performs the reverse operation of
Multiplexer. It takes digital information from one line and distributes it to a given number of
output lines. It has single input, ‗n‘ selection lines and maximum of 2n outputs. The input will
be connected to one of these outputs based on the values of selection lines.
Since there are ‗n‘ selection lines, there will be 2n possible combinations of zeros and
ones. So, each combination can select only one output. De-Multiplexer is also called data
distributor.
1 To 4 De-Multiplexer
1x4 De-Multiplexer has one input I, two selection lines, s1 & s0 and four outputs Y3, Y2,
Y1 &Y0.
The two data-select lines enable only one gate at time, and the data appearing on the
data-
input line will pass through the selected gate to the associated data output line.
The block diagram of 1x4 De-Multiplexer is shown in the following figure.

The single input ‗I‘ will be connected to one of the four outputs, Y3 to Y0 based on the values of
selection lines s1 & s0. The Truth table of 1x4 De-Multiplexer is shown below.
Future university Digital system I lecture Notes

Truth table
Selection Inputs Outputs

S1 S0 Y3 Y2 Y1 Y0

0 0 0 0 0 I

0 1 0 0 I 0

1 0 0 I 0 0

1 1 I 0 0 0

From the above Truth table, we can directly write the Boolean functions for each output as

Y0  S0 S1 I

Y 1  S1 S 0 I
Y 2  S1 S0
I Y 3  S0
S1 I

We can
implement
these
Boolean
functions
using
Inverters
& 3-input
AND
gates.

The circuit diagram of 1x4 De-Multiplexer


We can easily understand the operation of the above circuit. Similarly, you can implement 1x8
De-Multiplexer and 1x16 De-Multiplexer by following the same procedure.
Future university Digital system I lecture Notes

Implementation of Higher-order De-Multiplexers


Now, let us implement the following two higher-order De-Multiplexers using lower-order De-
Multiplexers.
 1x8 De-Multiplexer
 1x16 De-Multiplexer
1x8 De-Multiplexer
In this section, let us implement 1x8 De-Multiplexer using 1x4 De-Multiplexers and 1x2
De-Multiplexer. We know that 1x4 De-Multiplexer has single input, two selection lines and four
outputs. Whereas, 1x8 De-Multiplexer has single input, three selection lines and eight outputs.
So, we require two 1x4 De-Multiplexers in second stage in order to get the final eight
outputs.
Since, the number of inputs in second stage is two, we require 1x2 DeMultiplexer in first
stage so that the outputs of first stage will be the inputs of second stage. Input of this 1x2
De- Multiplexer will be the overall input of 1x8 De-Multiplexer.
Let the 1x8 De-Multiplexer has one input I, three selection lines s2, s1 & s0 and outputs
Y7 to Y0. The Truth table of 1x8 De-Multiplexer is shown below.
Selection Inputs Outputs

s2 s1 s0 Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0

0 0 0 0 0 0 0 0 0 0 I

0 0 1 0 0 0 0 0 0 I 0

0 1 0 0 0 0 0 0 I 0 0

0 1 1 0 0 0 0 I 0 0 0

1 0 0 0 0 0 I 0 0 0 0

1 0 1 0 0 I 0 0 0 0 0

1 1 0 0 I 0 0 0 0 0 0

1 1 1 I 0 0 0 0 0 0 0
We can implement 1x8 De-Multiplexer using lower order Multiplexers easily by considering
the above Truth table. The block diagram of 1x8 De-Multiplexer is shown in the following
figure.
Future university Digital system I lecture Notes

The common selection lines, s1 & s0 are applied to both 1x4 De-Multiplexers. The outputs of
upper 1x4 De-Multiplexer are Y7 to Y4 and the outputs of lower 1x4 De-Multiplexer are Y3 to
Y0.
The other selection line, s2 is applied to 1x2 De-Multiplexer. If s2 is zero, then one of the four
outputs of lower 1x4 De-Multiplexer will be equal to input, I based on the values of selection
lines s1 & s0. Similarly, if s2 is one, then one of the four outputs of upper 1x4 DeMultiplexer
will be equal to input, I based on the values of selection lines s1 & s0.
1x16 De-Multiplexer
In this section, let us implement 1x16 De-Multiplexer using 1x8 De-Multiplexers and 1x2
De-Multiplexer. We know that 1x8 De-Multiplexer has single input, three selection lines and
eight outputs. Whereas, 1x16 De-Multiplexer has single input, four selection lines and sixteen
outputs. So, we require two 1x8 De-Multiplexers in second stage in order to get the final
sixteen outputs. Since, the number of inputs in second stage is two, we require 1x2
DeMultiplexer in first stage so that the outputs of first stage will be the inputs of second stage.
Input of this 1x2 De-Multiplexer will be the overall input of 1x16 De-Multiplexer.
Future university Digital system I lecture Notes

Let the 1x16 De-Multiplexer has one input I, four selection lines s3, s2, s1 & s0 and outputs
Y15 to Y0. The block diagram of 1x16 De-Multiplexer using lower order Multiplexers is shown
in the following figure.

The block diagram of 1x16 De-Multiplex


The common selection lines s2, s1 & s0 are applied to both 1x8 De-Multiplexers. The
outputs of upper 1x8 De-Multiplexer are Y15 to Y8 and the outputs of lower 1x8
DeMultiplexer are Y7 to Y0.
The other selection line, s3 is applied to 1x2 De-Multiplexer. If s3 is zero, then one of the
eight outputs of lower 1x8 De-Multiplexer will be equal to input, I based on the values of
selection lines s2, s1 & s0. Similarly, if s3 is one, then one of the 8 outputs of upper 1x8 De-
Multiplexer will be equal to input, I based on the values of selection lines s2, s1 & s0.
Future university Digital system I lecture Notes

Example
The serial data-input waveforms (data in) and data-select inputs (S0 and S1) are shown in
figure below. Determine the data- output waveforms on D0 through D3 for the demultiplexer in
Figure.

Solution

The select lines go through a binary sequence so that each successive input bit is routed to
D0, D1, D2, and D3 in sequence, as shown by the output waveform in figure
Applications of Demultiplexer:
1.Demultiplexer is used to connect a single source to multiple destinations. The
main application area of demultiplexer is communication system where multiplexer are used.
Most of
the communication systems are bidirectional i.e. they function in both ways (transmitting and
receiving signals). Hence, for most of the applications, the multiplexer and demultiplexer work
in sync. Demultiplexer is also used for reconstruction of parallel data and ALU circuits.
2. Communication System - Communication system use multiplexer to carry multiple data like
audio, video and other form of data using a single line for transmission. This process makes the
transmission easier. The demultiplexer receives the output signals of the multiplexer and
converts them back to the original form of the data at the receiving end.
Future university Digital system I lecture Notes

The multiplexer and demultiplexer work together to carry out the process of transmission and
reception of data in communication system.
3.ALU (Arithmetic Logic Unit) – In an ALU circuit, the output of ALU can be stored
in multiple registers or storage units with the help of demultiplexer. The output of ALU is fed as
the data input to the demultiplexer. Each output of demultiplexer is connected to multiple
register which can be stored in the registers.
4.Serial to parallel converter - A serial to parallel converter is used for reconstructing
parallel data from incoming serial data stream. In this technique, serial data from the incoming
serial data stream is given as data input to the demultiplexer at the regular intervals. A counter is
attaching to the control input of the demultiplexer. This counter directs the data signal to the
output of the demultiplexer where these data signals are stored. When all data signals have
been stored, the output of the demultiplexer can be retrieved and read out in parallel.

You might also like