Here the very very simple IP stack implementation for FPGA on verilog. Now only UDP in/out supported. I hope my code will be usefull for you, and wait for you patches. :) Tested on Xilinx Virtex-5 LXT/SXT PCI Express Development Kit

Alexey Cherevatenko alecher at mail.ru