Thanks to visit codestin.com
Credit goes to Github.com

Skip to content
View EMBKSM's full-sized avatar

Block or report EMBKSM

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
EMBKSM/README.md

header

Typing SVG


"๋‹จ์ˆœ ๊ฐœ๋ฐœ์„ ๋„˜์–ด, ๊นŠ์€ ๊ณณ๊นŒ์ง€ ์ž ์ˆ˜ํ•˜๋Š” ์—”์ง€๋‹ˆ์–ด"

์•ˆ๋…•ํ•˜์„ธ์š”! ํ•˜๋“œ์›จ์–ด์˜ ๋ฐ”๋‹ฅ๋ถ€ํ„ฐ ์†Œํ”„ํŠธ์›จ์–ด์˜ ๋๋‹จ๊นŒ์ง€ ์—ฐ๊ฒฐํ•˜๋Š” FW & FPGA ๊ฐœ๋ฐœ์ž ๊น€์„ฑ๋ฏผ์ž…๋‹ˆ๋‹ค.


โœจ Tech Stack โœจ


๐Ÿ›ฐ๏ธ Featured Projects

Project Z-Modem: FPGA-based Secure QPSK Image Transceiver

Role: Solo Developer (Architecture, RTL Design, Signal Processing)

  • Overview: UART ๋Œ€์—ญํญ ํ•œ๊ณ„๋ฅผ ๊ทน๋ณตํ•˜๊ณ  ๋ณด์•ˆ์„ฑ์„ ํ™•๋ณดํ•œ FPGA ๊ธฐ๋ฐ˜ ์ด๋ฏธ์ง€ ๋ฌด์„  ์†ก์ˆ˜์‹  ์‹œ์Šคํ…œ
  • Key Tech:
    • Pipeline Design: UART(Stream) โ†” AES(Burst) โ†” QPSK(Stream) ๊ฐ„ ์†๋„ ์ฐจ์ด(Mismatch)๋ฅผ ํ•ด๊ฒฐํ•˜๋Š” 3-Stage ํŒŒ์ดํ”„๋ผ์ธ ๊ตฌ์ถ•
    • Signal Processing: Costas Loop & Gardner Loop๋ฅผ Verilog๋กœ ์ง์ ‘ ๊ตฌํ˜„ํ•˜์—ฌ ์œ„์ƒ/๋™๊ธฐํ™” ๋ณต์›
    • Communication: Ready/Valid Handshake ํ”„๋กœํ† ์ฝœ์„ ํ†ตํ•œ ์•ˆ์ •์ ์ธ Flow Control

FLP (Find Lost People): LoRa-based Location Tracker

Role: PM & Hardware/Firmware Lead

  • Overview: ์ธํ„ฐ๋„ท์ด ์—†๋Š” ํ™˜๊ฒฝ์—์„œ๋„ ์žฅ๊ฑฐ๋ฆฌ ์œ„์น˜ ์ถ”์ ์ด ๊ฐ€๋Šฅํ•œ LoRa ๊ธฐ๋ฐ˜ ์ดํƒˆ ๊ฐ์ง€ ์›จ์–ด๋Ÿฌ๋ธ” ๋””๋ฐ”์ด์Šค
  • Key Tech:
    • Custom PCB: RF ์ž„ํ”ผ๋˜์Šค ๋งค์นญ ๋ฐ ์ „์› ๋…ธ์ด์ฆˆ ๋ถ„๋ฆฌ๋ฅผ ๊ณ ๋ คํ•œ ํšŒ๋กœ ์„ค๊ณ„ ๋ฐ ์ œ์ž‘
    • Firmware: FreeRTOS ๊ธฐ๋ฐ˜ ํƒœ์Šคํฌ ์Šค์ผ€์ค„๋ง ๋ฐ ์„ ์ ํ˜• MAC ํ”„๋กœํ† ์ฝœ ์„ค๊ณ„๋กœ ํŒจํ‚ท ์ถฉ๋Œ ๋ฐฉ์ง€
  • Achievement: ์ œ6ํšŒ ํ•œ๊ตญ์ฝ”๋“œํŽ˜์–ด SW๊ณต๋ชจ์ „ ๋ณธ์„  ์ง„์ถœ ๋ฐ ์ „์‹œ

Health-Run: AI Posture Correction System

Role: FPGA Implementation & HW Acceleration

  • Overview: 5์ถ• IMU ์„ผ์„œ ๋ฐ์ดํ„ฐ์™€ FPGA ๋‚ด์žฅ CNN ๊ฐ€์†๊ธฐ๋ฅผ ํ™œ์šฉํ•œ ์‹ค์‹œ๊ฐ„ ๋Ÿฌ๋‹ ์ž์„ธ ๊ต์ • ์‹œ์Šคํ…œ
  • Key Tech:
    • CDC: ์„œ๋กœ ๋‹ค๋ฅธ ํด๋Ÿญ ๋„๋ฉ”์ธ ๊ฐ„ ๋ฐ์ดํ„ฐ ๋™๊ธฐํ™”๋ฅผ ์œ„ํ•œ Async FIFO ์„ค๊ณ„
    • Acceleration: PS(Zynq)์™€ PL(FPGA) ๊ฐ„ AXI Interconnect๋ฅผ ํ†ตํ•œ CNN ์—ฐ์‚ฐ ์˜คํ”„๋กœ๋”ฉ

๐Ÿ† Honors & Awards

  • 2025 ์†Œํ”„ํŠธ์›จ์–ด๋งˆ์ด์Šคํ„ฐ๊ณ  ์—ฐํ•ฉ ํ•ด์ปคํ†ค ๋Œ€ํšŒ | ์šฐ์ˆ˜์ƒ
    • ํœด์ปจ(์ฃผ) ๊ธฐ์—…์ƒ ์ˆ˜์ƒ
  • 2024 ๋น›๊ฐ€๋žŒ ์—๋„ˆ์ง€ ๋ฐธ๋ฆฌ ์†Œํ”„ํŠธ์›จ์–ด ์ž‘ํ’ˆ ๊ฒฝ์ง„๋Œ€ํšŒ | ์šฐ์ˆ˜์ƒ
  • 2025 ๋น›๊ฐ€๋žŒ ์—๋„ˆ์ง€ ๋ฐธ๋ฆฌ ์†Œํ”„ํŠธ์›จ์–ด ์ž‘ํ’ˆ ๊ฒฝ์ง„๋Œ€ํšŒ | ์žฅ๋ ค์ƒ
  • 2025 ๊ต๋‚ด ํ•ด์ปคํ†ค ๋Œ€ํšŒ | ์šฐ์ˆ˜์ƒ
  • 2024 ์ฝ”๋”ฉ์—ญ๋Ÿ‰์ธ์ฆ ๋Œ€ํšŒ | ๋™์ƒ
  • ์ œ7ํšŒ ํ•œ๊ตญ์ฝ”๋“œํŽ˜์–ด(Korea Code Fair) SW๊ณต๋ชจ์ „
    • ๋ณธ์„  ์ง„์ถœ ๋ฐ ์ „์‹œ (๊ณผํ•™๊ธฐ์ˆ ์ •๋ณดํ†ต์‹ ๋ถ€ ์ฃผ์ตœ)

๐Ÿ“œ Certificates & Education

  • ๋Œ€๋•์†Œํ”„ํŠธ์›จ์–ด๋งˆ์ด์Šคํ„ฐ๊ณ ๋“ฑํ•™๊ต (์ž„๋ฒ ๋””๋“œ ์†Œํ”„ํŠธ์›จ์–ด๊ณผ) | 2024.03 ~ 2027.02 (์กธ์—…์˜ˆ์ •)
  • ์ •๋ณด๋ณด์•ˆ ์ž…๋ฌธ๊ต์œก (Secure Coding & Web Security) | KISA / ๋Œ€์ „์ •๋ณด๋ฌธํ™”์‚ฐ์—…์ง„ํฅ์›
    • SW ๋ณด์•ˆ์•ฝ์ (Weakness)๊ณผ ์ทจ์•ฝ์ (Vulnerability) ๋ถ„์„ ๋ฐ ์ •์ /๋™์  ์ง„๋‹จ ์‹ค์Šต
  • ๊ตญ๊ฐ€๊ธฐ์ˆ ์ž๊ฒฉ์ฆ
    • ์ •๋ณด์ฒ˜๋ฆฌ๊ธฐ๋Šฅ์‚ฌ
    • ์ „๊ธฐ๊ธฐ๋Šฅ์‚ฌ (ํ•„๊ธฐ ํ•ฉ๊ฒฉ)
    • ์ „์ž๊ธฐ๋Šฅ์‚ฌ (ํ•„๊ธฐ ํ•ฉ๊ฒฉ)
    • ์ „์ž์บ๋“œ๊ธฐ๋Šฅ์‚ฌ (ํ•„๊ธฐ ํ•ฉ๊ฒฉ)

Solved.ac Profile

EMBKSM's github activity graph

Pinned Loading

  1. Algorithms Algorithms Public

    This is an auto push repository for Baekjoon Online Judge created with [BaekjoonHub](https://github.com/BaekjoonHub/BaekjoonHub).

    C++ 1

  2. Z-Modem Z-Modem Public

    FPGA-based Real-time QPSK Image Transceiver

    Verilog 1

  3. OSJ_V3_FW OSJ_V3_FW Public

    Forked from OSJ-v3/OSJ_V3_FW

    Dorm washer/dryer use and management solution

    C

  4. FLP FLP Public

    Forked from DSM-Interrupt/FLP

    GPS-based organization leadership and missing person detection solutions

    C 1

  5. gonghack-PL gonghack-PL Public

    Forked from Team-gonghack/gonghack-PL

    FPGA PL ๋ถ€๋ถ„, I2C FSM๋กœ์ง ๊ตฌํ˜„ ๋ฐ AXI-Lite์™€ AXI-Stream์„ ์ด์šฉํ•ด์„œ DMA๊ตฌํ˜„, AI์—ฐ์‚ฐ์„ DPU๋กœ ๊ตฌํ˜„ํ•ด AI๋ฅผ ํ•˜๋“œ์›จ์–ด๋กœ ๊ฐ€์†

    Verilog 1

  6. AXI_image AXI_image Public

    Zynq UltraScale+ MPSoC ํ™˜๊ฒฝ์—์„œ ๊ณ ์†์œผ๋กœ ์ž…๋ ฅ๋˜๋Š” ์ด๋ฏธ์ง€ ๋ฐ์ดํ„ฐ๋ฅผ ์‹ค์‹œ๊ฐ„์œผ๋กœ ์ฒ˜๋ฆฌํ•˜๊ธฐ ์œ„ํ•œ FPGA ๊ธฐ๋ฐ˜ IP ์ฝ”์–ด๋ฅผ ์„ค๊ณ„ํ•˜๊ณ  ๊ฒ€์ฆํ•œ ํ”„๋กœ์ ํŠธ์ด๋‹ค.

    Verilog