Thanks to visit codestin.com
Credit goes to Github.com

Skip to content
View Logiase's full-sized avatar
🎯
Focusing
🎯
Focusing
  • Shanghai, China
  • 23:33 (UTC +08:00)

Highlights

  • Pro

Organizations

@hitlug @h1trust

Block or report Logiase

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.

Dart 465 80 Updated Jan 18, 2026

Embassy support for NXP MCX Series MCUs

Rust 1 Updated Aug 28, 2025

Open Source realtime backend in 1 file

Go 55,581 3,059 Updated Jan 22, 2026

A configurable USB 2.0 device core

Python 32 4 Updated Jun 12, 2020

A lightweight tool for deploying and managing containerised applications across a network of Docker hosts. Bridging the gap between Docker and Kubernetes ✨

Go 4,565 119 Updated Jan 26, 2026

A library of useful logic cores (Verilog, and optimised for FPGAs)

Verilog 8 4 Updated Jan 24, 2026

USB 2.0 (High-Speed) logic core for FPGAs, using a ULPI PHY, and with AXI-Stream interface.

C 4 3 Updated Apr 8, 2025

This is a detailed SystemVerilog course

SystemVerilog 135 53 Updated Mar 4, 2025

Avaota A1 is a Powerful Open Sourcce SBC with Allwinner T527 Octa-Core A55 SoC

111 23 Updated Aug 30, 2024

AXI-Stream USB 2.0 HS Device Bridge (Verilog)

Verilog 10 7 Updated Apr 17, 2025

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 858 145 Updated Dec 6, 2024

很多镜像都在国外。比如 gcr 。国内下载很慢,需要加速。致力于提供连接全世界的稳定可靠安全的容器镜像服务。

Shell 13,028 1,430 Updated Jan 23, 2026

Gowin EDA macOS fixer

Shell 28 5 Updated Jun 9, 2025

USB Full-Speed/Hi-Speed Device Controller core for FPGA

SystemVerilog 32 9 Updated Nov 23, 2020

A rule-based tunnel for Android.

Kotlin 33,116 2,207 Updated Jan 26, 2026

基于Go的高性能,多功能,可扩展的Github代理加速项目

Go 666 110 Updated Dec 19, 2025

Amaranth HDL framework for monitoring, hacking, and developing USB devices

Python 1,085 176 Updated Aug 22, 2025

A modern hardware definition language and toolchain based on Python

Python 1,893 187 Updated Jan 21, 2026

Logicbone ECP5 Development Board

KiCad Layout 119 11 Updated Jun 27, 2020

Hysteria is a powerful, lightning fast and censorship resistant proxy.

Go 18,569 1,997 Updated Jan 12, 2026

SpinalHDL-tutorial based on Jupyter Notebook

Jupyter Notebook 149 48 Updated Jun 14, 2024

Extremely fast Query Engine for DataFrames, written in Rust

Rust 37,149 2,576 Updated Jan 26, 2026

Haskell to VHDL/Verilog/SystemVerilog compiler

Haskell 1,578 164 Updated Jan 24, 2026

海尔智能家居设备接入HomeAssistant

Python 1,027 170 Updated Dec 18, 2025

Clash Nyanpasu~(∠・ω< )⌒☆​

Rust 12,694 776 Updated Jan 26, 2026

A guide explaining how to setup a personal small homelab running a Kubernetes cluster with VMs on a Proxmox VE standalone server node.

Shell 1,075 169 Updated Jan 24, 2026

一键DD/重装脚本 (One-click reinstall OS on VPS)

Shell 10,335 1,703 Updated Jan 18, 2026

Rust Peripheral Access Crate for NXP MCX series MCUs

Rust 6 1 Updated Aug 28, 2025

A Python package to parse, process, manipulate, validate, and generate CMSIS SVD files.

Python 14 2 Updated Oct 3, 2025

Kimai is the #1 open-source time-tracking application. From freelancers to companies and organisations - everyone can manage timesheets, generate reports, create invoices and so much more... Web-ba…

PHP 4,385 725 Updated Jan 26, 2026
Next