Thanks to visit codestin.com
Credit goes to Github.com

Skip to content
View lauchinyuan's full-sized avatar
🤯
(⌐⚪_⚪) working!
🤯
(⌐⚪_⚪) working!

Block or report lauchinyuan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 645 265 Updated Jan 12, 2026

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Batchfile 756 146 Updated Sep 14, 2023

Open-source high-performance RISC-V processor

Scala 6,840 864 Updated Jan 16, 2026

程序员在家做饭方法指南。Programmer's guide about how to cook at home (Simplified Chinese only).

Dockerfile 97,079 10,761 Updated Jan 5, 2026
SystemVerilog 20 7 Updated Jun 17, 2014

CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.

Verilog 36 4 Updated Feb 21, 2024

《动手学深度学习》:面向中文读者、能运行、可讨论。中英文版被70多个国家的500多所大学用于教学。

Python 74,948 12,071 Updated Jul 30, 2024
Verilog 300 92 Updated Mar 3, 2024

matlab

MATLAB 16 3 Updated Nov 8, 2018

CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

SystemVerilog 1,161 495 Updated May 26, 2025

Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database

Verilog 569 114 Updated Feb 19, 2021

A very simple and easy to understand RISC-V core.

C 1,357 227 Updated Nov 9, 2023

开放原子开源基金会孵化的物联网操作系统,捐赠前为腾讯物联网终端操作系统TencentOS Tiny

5,972 1,578 Updated Feb 2, 2024