Thanks to visit codestin.com
Credit goes to Github.com

Skip to content
View lqd's full-sized avatar
đź’­
I may be slow to respond.
đź’­
I may be slow to respond.

Organizations

@rust-lang

Block or report lqd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Verilog
Clear filter

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,466 319 Updated Jan 7, 2026
Verilog 1,852 426 Updated Jan 5, 2026

32-bit Superscalar RISC-V CPU

Verilog 1,169 200 Updated Sep 18, 2021

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 509 61 Updated Dec 10, 2022

FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket

Verilog 283 47 Updated Jan 9, 2026

Traces, schematics, and general infos about custom chips reverse-engineered from silicon

Verilog 216 15 Updated Dec 25, 2025

NeoGeo for MiSTer

Verilog 162 83 Updated Dec 9, 2025

Sega Genesis for MiSTer

Verilog 130 67 Updated Feb 24, 2023

FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)

Verilog 126 25 Updated Aug 25, 2025

Gameboy for MiSTer

Verilog 124 56 Updated Dec 5, 2025

Simulation only cartridge NeoGeo hardware definition

Verilog 90 12 Updated Aug 13, 2021

SNK NeoGeo core for the MiSTer platform

Verilog 54 6 Updated Jun 15, 2019