Popular repositories Loading

1. svreal svreal Public

   Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

   SystemVerilog 49 9

2. svinst svinst Public

   Determines the modules declared and instantiated in a SystemVerilog file

   Rust 49 5

3. msdsl msdsl Public

   Automatic generation of real number models from analog circuits

   Python 47 13

4. anasymod anasymod Public

   A framework for FPGA emulation of mixed-signal systems

   Python 38 10

5. pysvinst pysvinst Public

   Python library for parsing module definitions and instantiations from SystemVerilog files

   Python 25 6

6. sky130-hello-world sky130-hello-world Public

   Minimal SKY130 example with self-checking LVS, DRC, and PEX

   Shell 24 9