Thanks to visit codestin.com
Credit goes to Github.com

Skip to content
View sifferman's full-sized avatar
🐌
🐌

Highlights

  • Pro

Block or report sifferman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 7 5 Updated Dec 26, 2025

Waveform Viewer Extension for VScode

TypeScript 300 10 Updated Dec 26, 2025

Translate rtl to Makefile

Rust 2 Updated Jul 31, 2025

Curriculum for a university course to teach chip design using open source EDA tools

Jupyter Notebook 127 20 Updated Oct 21, 2023

Example LED blinking project for your FPGA dev board of choice

Tcl 189 77 Updated Dec 16, 2025

A mini FPGA synthesizer built for the Nexys Video Artix-7 FPGA from Digilent.

SystemVerilog 5 Updated Mar 17, 2025

This project demonstrates a scalable format for Verilog including build scripts, design verification, and synthesis.

Tcl 6 2 Updated May 27, 2025

Semiclassical 2D electron-electron scattering

Julia 2 1 Updated Dec 19, 2025

Verified visual schematics for all SKY130 Cells

Tcl 11 14 Updated May 22, 2025

lowRISC Style Guides

473 126 Updated Nov 6, 2025

Download the LibreScore app

611 23 Updated Jun 22, 2025

Implementation for MatMul-free LM.

Python 3,043 199 Updated Dec 2, 2025
C++ 7 2 Updated Feb 14, 2023

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 36 5 Updated Jun 7, 2022

Exploring Wave Pipeline Designs in FPGAs

Scala 6 Updated Apr 19, 2024

SystemVerilog to Verilog conversion

Haskell 688 59 Updated Nov 24, 2025

Examples of how to Generate Schematics from SystemVerilog Synthesis Tools

Tcl 22 Updated Dec 22, 2023

SystemVerilog synthesis tool

Verilog 220 28 Updated Mar 10, 2025

BibTeX entry generator

TypeScript 219 10 Updated Nov 3, 2025

NES Controller Interface written in Verilog-2005

Verilog 1 Updated Mar 18, 2024

Verilator open-source SystemVerilog simulator and lint system

SystemVerilog 3,259 731 Updated Dec 27, 2025

This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.

SystemVerilog 14 2 Updated Aug 24, 2023

Advanced Architecture Labs with CVA6

SystemVerilog 72 26 Updated Jan 16, 2024

An abstraction library for interfacing EDA tools

Python 733 220 Updated Dec 18, 2025

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 509 61 Updated Dec 10, 2022

A (defunct) tool for merging and organizing exported Google Photos backups. Built with React and Electron!

JavaScript 70 2 Updated Sep 20, 2024

Windows Precision Touchpad Driver Implementation for Apple MacBook / Magic Trackpad

C 10,049 627 Updated Jan 7, 2024

Custom 6502 Video Game Console

SystemVerilog 12 1 Updated Nov 10, 2025

Simple example of how to get started with the Tang Nano with FuseSoC.

Makefile 10 Updated Mar 14, 2022
Next