ice40up5k
Here are 29 public repositories matching this topic...
-
Updated
Jan 25, 2025 - C
A C64 SID Chip recreation in FPGA
-
Updated
Jun 14, 2022 - Verilog
Simple voltage glitcher implementation for the iCEBreaker FPGA board
-
Updated
Mar 2, 2020 - Verilog
Nintendo Joy Bus device design for iCEBreaker/iCE40UP5k
-
Updated
Oct 21, 2022 - Verilog
KiCad designs for the icepool project.
-
Updated
Jul 5, 2022
Web Interface to load bitstream into ICE40 FPGA directly from your web browser
-
Updated
Jan 30, 2025 - C
EC16-CPU running ECMON @ 20MHz on an ICE40UP5K-SG48 (ICY40-Board)
-
Updated
Jan 24, 2025 - VHDL
Multiple test designs for the iCE40UP5K-B-EVN board.
-
Updated
Apr 6, 2025 - Verilog
Improve this page
Add a description, image, and links to the ice40up5k topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the ice40up5k topic, visit your repo's landing page and select "manage topics."