B.E. Student in Electronics and Communication at NIE Mysuru | VLSI Design Enthusiast | Open-Source EDA | Physical Design Learner
- mysore
-
20:26
(UTC -12:00) - in/muddukrishna-y-7b3b4426b
Popular repositories Loading
-
2_STAGE_FLASH_ADC
2_STAGE_FLASH_ADC PublicAnalog to digital converter to reduce area and quantization error
-
-
Y86_64_Processor
Y86_64_Processor PublicSequential Implementation of Y86-64 Processor Architecture Using Verilog
Verilog 1
-
Different_Types_of_1bit_full_adder
Different_Types_of_1bit_full_adder Publicselecting a efficient full adder(Basic Block) for adder
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.