Popular repositories Loading

1. RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core RISC-V-M-Extension-Coprocessor-for-PicoRV32-Core Public

   RISC-V M-Extension Coprocessor for PicoRV32 Core

   SystemVerilog 1 2

2. hammer_vector hammer_vector Public

   Forked from rivosinc/hammer

   Using Hammer (interface to the Spike ISA simulator) for simulation of RISCV Vector code (Zve)

   C++ 1

3. CVE2X CVE2X Public

   Forked from openhwgroup/cve2

   A fork to implement the X accelerator interface for CVE2

   SystemVerilog 1 1

4. cv32e20v cv32e20v Public

   Repository for adding RISC-V vector extension (Zve32x) support to the CVE2 RISC-V scalar core from the OpenHW group. The vector unit called Spatz is used from the PULP platform.

   SystemVerilog 1 1

5. uvm-tb uvm-tb Public

   Comprehensive simulation environment for SystemVerilog RTL using CocoTB + PyUVM and opensource simulators.

   Python 1

6. Min-cut-Floorplan-algorithm Min-cut-Floorplan-algorithm Public

   C++