Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View AngeloJacobo's full-sized avatar

Block or report AngeloJacobo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

First Open-Source Industry-Specific Model for Semiconductors

Python 390 43 Updated Apr 22, 2025

Unit Tested implementation of SPI protocol in verilog

C++ 8 3 Updated Nov 13, 2021

Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application

C 68 8 Updated Nov 25, 2025

LLM inference in C/C++

C++ 92,862 14,450 Updated Jan 13, 2026

Get up and running with OpenAI gpt-oss, DeepSeek-R1, Gemma 3 and other models.

Go 159,317 14,139 Updated Jan 13, 2026

Interact with your documents using the power of GPT, 100% privately, no data leaks

Python 57,034 7,598 Updated Nov 13, 2024
Verilog 11 1 Updated Nov 17, 2025

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 9,579 756 Updated Aug 18, 2024

JavaScript syntax highlighter with language auto-detection and zero dependencies.

JavaScript 24,800 3,716 Updated Oct 27, 2025

Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.

Verilog 52 22 Updated Apr 29, 2015

Hamming ECC Encoder and Decoder to protect memories

SystemVerilog 34 29 Updated Jan 28, 2025

Nix flake for openXC7

Nix 44 6 Updated Apr 3, 2025

Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our special Video Controller in Basys3 Artix7-35T. Complemented…

Verilog 35 3 Updated Feb 23, 2025

LLM training in simple, raw C/CUDA

Cuda 28,589 3,354 Updated Jun 26, 2025

Curriculum for a university course to teach chip design using open source EDA tools

Jupyter Notebook 130 20 Updated Oct 21, 2023

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

VHDL 212 27 Updated Nov 26, 2025
Jupyter Notebook 173 30 Updated Jul 24, 2023

C# WPF to automate HCI MemTest

2,511 225 Updated Jun 7, 2024

Virtual Development Board

C 64 6 Updated Nov 26, 2021

RISC-V Nox core

C 71 10 Updated Jul 22, 2025

Formal Verification of RVECC Error Correcting Code Hardware

SystemVerilog 3 Updated Dec 2, 2025

ChatGPT DAN, Jailbreaks prompt

11,069 1,027 Updated Aug 17, 2024

List of awesome open source hardware tools, generators, and reusable designs

Python 2,232 211 Updated Mar 10, 2025

10Gb Ethernet Switch

C 247 31 Updated Oct 16, 2025

Tiny, fast, non-dependent and fully loaded printf implementation for embedded systems. Extensive test suite passing.

C 2,924 545 Updated Apr 3, 2023

Robust Speech Recognition via Large-Scale Weak Supervision

Python 93,099 11,645 Updated Dec 15, 2025
C 2 3 Updated Oct 27, 2023
Next