Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View Bill-Weng's full-sized avatar

Block or report Bill-Weng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 1,023 198 Updated Oct 22, 2023

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

Verilog 320 96 Updated Sep 15, 2023

A complete computer science study plan to become a software engineer.

331,951 81,055 Updated Aug 28, 2025

📚 Freely available programming books

Python 375,324 65,207 Updated Oct 28, 2025

Verilog AXI components for FPGA implementation

Verilog 1,839 507 Updated Feb 27, 2025

Verilog Ethernet components for FPGA implementation

Verilog 2,736 790 Updated Feb 27, 2025

The Ultra-Low Power RISC-V Core

Verilog 1,632 394 Updated Aug 6, 2025

Hardware design files for the CANtact tool

KiCad Layout 393 122 Updated Nov 8, 2021

Example of Multiboot and fallback using a FPGA

VHDL 3 1 Updated May 7, 2019

Hardware design files for the CANtact Pro

74 25 Updated Aug 20, 2020

翻墙-科学上网、自由上网、免费科学上网、免费翻墙、fanqiang、油管youtube/视频下载、软件、VPN、一键翻墙浏览器,vps一键搭建翻墙服务器脚本/教程,免费shadowsocks/ss/ssr/v2ray/goflyway账号/节点,翻墙梯子,电脑、手机、iOS、安卓、windows、Mac、Linux、路由器翻墙、科学上网、youtube视频下载、youtube油管镜像/免翻墙…

Python 70,138 10,471 Updated Oct 28, 2025

Must-have verilog systemverilog modules

Verilog 1,863 411 Updated Aug 2, 2025

The MyHDL development repository

Python 1,100 252 Updated Apr 10, 2025

A collection of MyHDL cores and tools for complex digital circuit design

Python 86 35 Updated Dec 23, 2018