Student at Ho Chi Minh University of Technology, majoring in Computer Engineering
Pinned Loading
-
ARM_LEGv8_pipeline
ARM_LEGv8_pipeline PublicThis is an implementation of LEGv8 architecture pipeline, support data forwarding, hazard control using verilog
Verilog 1
-
RISCV_Pipeline
RISCV_Pipeline PublicThis is an implementation of RV32I pipeline using verilog, support stall and data_forwarding function
Verilog 1
-
Bitcoin_mining_algorithm_verilog
Bitcoin_mining_algorithm_verilog PublicThis is a implementation of bitcoin mining pipeline in verilog
Verilog 1
-
SingleCycle_RV32I
SingleCycle_RV32I PublicVerilog Implementation of RISC-V RV32I Instruction Set Architecture
Verilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.