Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View HPC-Ken's full-sized avatar

Block or report HPC-Ken

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Standard interfaces for interacting with simulators from ROS 2

CMake 109 11 Updated Oct 24, 2025

Python Productivity for ZYNQ

Jupyter Notebook 2,226 848 Updated Oct 23, 2025

Ryzen AI Dockerfiles for ML, Robotics and Development Environments

Jupyter Notebook 36 7 Updated Oct 29, 2025

Flower: A Friendly Federated AI Framework

Python 6,373 1,095 Updated Oct 31, 2025

The HIP Environment and ROCm Kit - A lightweight open source build system for HIP and ROCm

Python 524 115 Updated Nov 1, 2025

🤗 LeRobot: Making AI for Robotics more accessible with end-to-end learning

Python 18,921 2,919 Updated Nov 1, 2025
Jupyter Notebook 18 3 Updated Apr 29, 2025

Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

SystemVerilog 305 88 Updated Oct 30, 2025

Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators

C++ 97 29 Updated Jun 30, 2025

FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters

C++ 17 4 Updated May 26, 2021

Matrix Operation Library for FPGA https://xilinx.github.io/gemx/

C++ 63 22 Updated Nov 7, 2019

Brevitas: neural network quantization in PyTorch

Python 1,413 233 Updated Oct 28, 2025

DaCe - Data Centric Parallel Programming

Python 557 145 Updated Nov 1, 2025

Dataflow compiler for QNN inference on FPGAs

Python 893 276 Updated Oct 31, 2025

Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.

C++ 369 57 Updated Jan 20, 2025
Tcl 29 15 Updated Mar 21, 2018

A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.

C++ 331 59 Updated Jan 20, 2025
Jupyter Notebook 250 114 Updated Oct 13, 2020
Python 2 Updated May 12, 2022

SDAccel project intended to predict, build for, and measure performance of Xilinx FPGAs.

C++ 7 Updated Aug 25, 2017

SDAccel Examples

C++ 357 208 Updated May 20, 2022

Examples for SDAccel 2017.1+ on AWS F1 instances

C++ 6 Updated Jul 24, 2017