👨
I’m a final-year B.Tech student passionate about FPGA prototyping, RTL design, and embedded systems. With hands-on exposure to Verilog HDL, RTL-to-GDSII flow.
-
Shri Mata Vaishno Devi University (SMVDU), Katra
- Jammu, India
- in/akshitkapoor1818
Popular repositories Loading
-
nasscom-vsd-soc-design-workshop
nasscom-vsd-soc-design-workshop Public2 Week SoC DIgital VLSI Workshop
-
video_display_processor
video_display_processor PublicFinal Year Project Performed at Shri Mata Vaishno Devi University
Verilog 1
-
vsdstdcelldesign
vsdstdcelldesign PublicForked from nickson-jose/vsdstdcelldesign
This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedures on how to create a custom LEF file and plugging it into an…
Verilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.