Pinned Loading
-
Complex-CPU-Design-Based-on-RISC-V
Complex-CPU-Design-Based-on-RISC-V PublicThe repository is built for Jingyeda Cup by Cai Xinyu, Cheng Renlong and Zhu Yanxiang, implementing a high-performance CPU.
VHDL 5
-
EDA-Design
EDA-Design PublicThis is the individual project for EDA(2025) class in Fudan University, established by Zhu Yanxiang.
C 2
-
Advanced-Digital-IC-Design
Advanced-Digital-IC-Design PublicThis respository contains 3 projects for Digital IC Design class, 2025 Microelectronics FUDAN. INCLUDING: [1] C Language Control (High Level Synthesis); [2] Logic Synthesis; [3] Routing Agorithm;
Verilog 2
-
FPGA_MARIO
FPGA_MARIO PublicThis is the FPGA program based on basys3 (Xilinx) , built by Zhu Yanxiang and Zhu dingchen.
VHDL
If the problem persists, check the GitHub status page or contact support.