Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View Yanxiang-ZHU's full-sized avatar
🥷
still working ...
🥷
still working ...
  • Fudan University
  • Shanghai

Block or report Yanxiang-ZHU

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Complex-CPU-Design-Based-on-RISC-V Complex-CPU-Design-Based-on-RISC-V Public

    The repository is built for Jingyeda Cup by Cai Xinyu, Cheng Renlong and Zhu Yanxiang, implementing a high-performance CPU.

    VHDL 5

  2. EDA-Design EDA-Design Public

    This is the individual project for EDA(2025) class in Fudan University, established by Zhu Yanxiang.

    C 2

  3. Advanced-Digital-IC-Design Advanced-Digital-IC-Design Public

    This respository contains 3 projects for Digital IC Design class, 2025 Microelectronics FUDAN. INCLUDING: [1] C Language Control (High Level Synthesis); [2] Logic Synthesis; [3] Routing Agorithm;

    Verilog 2

  4. FPGA_MARIO FPGA_MARIO Public

    This is the FPGA program based on basys3 (Xilinx) , built by Zhu Yanxiang and Zhu dingchen.

    VHDL