Thanks to visit codestin.com
Credit goes to github.com

Skip to content

mytreax/ButterStick

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

64 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

ButterStick

A simple FPGA board for experiments with high speed LVDS interfaces. 3 Standard connectors with an onboard GigE link.

Still in active Development (Use stuff here if you want, but there is limited support.)

Latest Revision:

Previous Revisions:

alt-text

Hardware

  • ECP5
  • Gigabit Ethernet
  • 256Mbit PSRAM (Dual HyperRAM upto 166MHz)
  • 128Mbit QSPI FLASH Memory (Bitstream + User storage)
  • MicroSD socket
  • TCXO Oscillator
  • JST GH SM06 locking JTAG port
  • 5x USER controlable LEDs
  • 3x Stardard SYZYGY compatible connectors
  • Smart VCCIO controller to support SZYZGY DNA
  • Power:
    • 3.3V/3A
    • 5V/2A
    • Adjustable VCCIO 1.2V-3.3V/150mA (per bank)

alt-text alt-text alt-text

About

Basic ECP5 based GigE to SYZYGY interface.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • HTML 81.4%
  • Python 9.5%
  • Verilog 6.8%
  • C 2.1%
  • Makefile 0.2%