Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View mpirov's full-sized avatar

Block or report mpirov

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@tovine
Torbjørn Viem Ness tovine
RISC-V CPU Architect, likes open source hardware and software. Helping design the future of low power microcontrollers.

@NordicPlayground Trondheim

@chili-chips-ba
Chili.CHIPS chili-chips-ba
Making math audible, visible, tangible in a number of big.LITTLE ways, we're engineers, entrepreneurs, creatives who love 2 think up & fire up FPGA, CPU, NPU...

Chili.CHIPS*ba Bosnia-Herzegovina

@siemens
Siemens siemens
Technology to transform the everyday.
@samedhi
Stephen Cagle samedhi

@Google Mountain View, California

@dvtalk
dvtalk dvtalk
I'm a design verification engineer. And that's it
@lowRISC
lowRISC lowRISC
Developing the Silicon Commons
@jmcneal
jmcneal

Oregon USA

@jrefice
Justin Refice jrefice

NVIDIA Corporation

@go2uvm
Go2UVM go2uvm
Go2UVM is industry's fastest way to get started with UVM, the Accellera framework for verifying semiconductor designs. Team of passionate engineers @svenka3

VerifWorks Bangalore, India

@navi2311
Naveen navi2311
master graduate in electrical engineering at San Jose State University, I have completed multiple courses and certifications on FPGA, Verilog, System Verilog,
@xflr6
Sebastian Bank xflr6

University of Leipzig

@dalance
Naoya Hatta dalance

PEZY Computing K.K. Kanagawa, Japan

@williaml33moore
Bill Moore williaml33moore
Versatile craftsperson who brings backgrounds in RTL design and software development to ASIC design verification

San Jose, CA

@openhwgroup
OpenHW Group openhwgroup

Ottawa, Ontario, Canada

@wyvernSemi
Simon Southwell wyvernSemi
Semi-retired logic, s/w and systems designer, with a background in high performance computing and wireless/cellular, developing open-source IP for all to use

Cambridge, United Kingdom

@cluelogic
cluelogic

ClueLogic, LLC San Jose, CA

@hjking
HJKing hjking
ASIC Verification Engineer in China. A Vim, Emacs and Linux user.

Wuhan, China

@mramdas
Ramdas M mramdas
-Experienced Verification Engineer, Online teacher -Author of "Cracking Digital VLSI Verification Interview : Interview Success -Quora blogger

Verification Excellence Online

@andreaskurth
Andreas Kurth andreaskurth
Silicon Architecture Lead @lowRISC.

@lowRISC Switzerland

@blutsvente
Thorsten Dworzak blutsvente
I'm an ASIC verification engineer based in Munich, Germany. I work on Linux, using different programming/scripting/domain-specific languages.

Zomtech Munich

@google
Google google
Google ❤️ Open Source

United States of America

@raysalemi
Ray Salemi raysalemi
I teach physics and engineering at Natick High School. In the past, I was a computer engineer, and I wrote the initial version of pyuvm and The UVM Primer.

Natick High School Boston, MA

@VerificationExcellence
Verification Excellence VerificationExcellence
Comprehensive knowledge base for Functional Verification

Online

@SeanMcLoughlin
Sean McLoughlin SeanMcLoughlin
Design Verification Engineer at Ampere Computing. B.S. Computer Engineering from the University of Michigan - Ann Arbor.

Ampere Computing Michigan

@troyguo
troyguo
IC Verification, Linux Kernel.

Shanghai, China