Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View noy00y's full-sized avatar
💭
🥊
💭
🥊

Block or report noy00y

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Tips and QOL tricks for mitre/caldera

Jupyter Notebook 3 2 Updated Sep 11, 2025

Vitis In-Depth Tutorials

C 1,519 603 Updated Dec 29, 2025

Machine learning on FPGAs using HLS

Python 1,766 509 Updated Jan 15, 2026

Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database

Verilog 569 114 Updated Feb 19, 2021

Advanced VM detection library and tool

C++ 991 105 Updated Jan 15, 2026

PCILeech firmware, masquerading as a legal Ralink RT5392 device

Verilog 31 10 Updated Sep 19, 2025

An open-source RTL NVMe controller IP for Xilinx FPGA.

VHDL 58 21 Updated Feb 25, 2021

Production-tested AI infrastructure tools for efficient AGI development and community-driven innovation

7,956 287 Updated May 15, 2025

DeepGEMM: clean and efficient FP8 GEMM kernels with fine-grained scaling

Cuda 6,095 800 Updated Jan 16, 2026

A free, powerful, multi-purpose tool that helps you monitor system resources, debug software and detect malware—mirror of https://github.com/processhacker2/processhacker.git

C 923 187 Updated Jan 17, 2026

Red Teaming Tactics and Techniques

PowerShell 4,472 1,126 Updated Aug 22, 2024

SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitatio…

Verilog 142 29 Updated Aug 24, 2023

Opensource DDR3 Controller

Verilog 408 58 Updated Jan 11, 2026

T2SG *.bin file for a ESP8266 WEMOS D1 mini. Its purpose is to read the total power from a Shelly 3EM and send it via UART to Trucki's RS485 interface pcb for SUN GTIL2-1/2000 MPPT inverter

121 9 Updated Nov 6, 2025

MemProcFS

C 3,959 500 Updated Jan 13, 2026

FPGA modules used together with the PCILeech Direct Memory Access (DMA) Attack Software

Verilog 1,630 362 Updated Dec 3, 2025

Xilinx PCIe to MIG DDR4 example designs and custom part data files

Tcl 39 20 Updated Feb 4, 2024

List of awesome reverse engineering resources

9,867 1,143 Updated Jul 29, 2023

EasyAntiCheat Integrity check bypass by mimicking memory changes

C 350 88 Updated Sep 13, 2020

State-of-the-art native debugging tools

C 3,592 447 Updated Jan 7, 2026

Handle elevation DKOM against ObRegisterCallbacks

C++ 326 49 Updated Sep 20, 2018

Reversing EasyAntiCheat.

C 577 183 Updated Apr 19, 2019

LeechCore - Physical Memory Acquisition Library & The LeechAgent Remote Memory Acquisition Agent

C 816 159 Updated Jan 3, 2026

A little project to provide the fpga design for a PCIe inteface running on the LiteFury development board.

TeX 10 2 Updated Jan 4, 2026

Open source FPGA-based NIC and platform for in-network compute

Verilog 2,177 508 Updated Jul 5, 2024

Direct Memory Access (DMA) Attack Software

C 7,376 975 Updated Jan 5, 2026
Next