Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View ojaskudari's full-sized avatar

Highlights

  • Pro

Block or report ojaskudari

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ojaskudari/README.md

A passionate and Enthusiastic Electronics Engineeering Student from Banglore ,India


🌱 I’m currently learning FPGA DESIGN,ASIC flows,Verification,Physical Design

I'm intrested in: 🤖 Robotics, MicrcontrollersMicroProcessors, FPGA


⚒️ Languages-Frameworks-Tools ⚒️





⚡ Stats ⚡


streak stats readme stats
top langs





Popular repositories Loading

  1. Ojas_kudari Ojas_kudari Public

    Python

  2. ojaskudari ojaskudari Public

    Forked from salesp07/salesp07

    Open Source Github Profile README

  3. picorv32 picorv32 Public

    Forked from YosysHQ/picorv32

    PicoRV32 - A Size-Optimized RISC-V CPU

    Verilog

  4. Async_ref Async_ref Public

    Forked from ujjwal-2001/Async_FIFO_Design

    This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains every aspects of the code.

    Verilog

  5. Asychronous-FIFO Asychronous-FIFO Public

    Verilog

  6. Demo Demo Public

    Verilog