Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View acaravantesnov's full-sized avatar
πŸ¦‚
Working hard
πŸ¦‚
Working hard

Highlights

  • Pro

Block or report acaravantesnov

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
acaravantesnov/README.md

header

  • πŸ‘¨πŸ»β€πŸŽ“ Electronics and Automation Engineer studing Master's in Electronic Systems Engineering and Applications
  • 🍍 Proud to be a learner of the 42 Network.
  • πŸ‘¨πŸ»β€πŸ’» C, C++, Python, Bash, RISC-V asm and VHDL.

My main repositories:

  • RISC-V-Softcore-for-FPGA: RISC-V single core processor in VHDL.
  • 42-Cursus: All my 42 projects, including exams and group projects.

Connect with me:

LinkedIn Mail

Pinned Loading

  1. 42-Cursus 42-Cursus Public

    C 2

  2. RISC-V-Softcore-for-FPGA RISC-V-Softcore-for-FPGA Public

    VHDL 2