Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View akiss-xyz's full-sized avatar
  • 15:30 (UTC)

Block or report akiss-xyz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Electric Clojure: full-stack differential dataflow for UI

Clojure 2,062 55 Updated Jul 11, 2025

A Clojure spreadsheet and more!

Clojure 190 10 Updated Aug 26, 2024

Start your command line scripts off right in Ruby

Ruby 521 50 Updated Apr 6, 2024

Pandoc writer for Confluence's XHTML-based format.

Haskell 8 1 Updated Apr 1, 2023

An easy to use but powerful templating system for Ruby

Ruby 153 25 Updated Oct 14, 2025

Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments

VHDL 67 12 Updated Sep 30, 2025

Emacs Perforce Integration

Emacs Lisp 46 26 Updated Dec 31, 2022

Magit plugin integrating git-p4 add-on.

Emacs Lisp 6 5 Updated Sep 2, 2025

Drag and drop images to Emacs org-mode

Emacs Lisp 1,185 83 Updated Nov 18, 2024

screenshot / copy & paste tool for org-mode files

Emacs Lisp 135 12 Updated May 12, 2024
Verilog 1 Updated Jun 9, 2024

libgccjit AOT codegen for rustc

Rust 1,044 83 Updated Oct 27, 2025

A keyboard-driven web browser written in Rust

Rust 240 16 Updated Nov 5, 2023

„A Comprehensive Guide To UEFI Programming” — an attempt at writing a book by me

6 Updated Jul 28, 2022

Port of Doom to UEFI.

C 299 13 Updated Dec 22, 2024
OCaml 38 1 Updated May 19, 2022

Test framework for Cap'n Proto compiler plugins.

Shell 15 2 Updated Nov 12, 2013

Cap'n Proto in pure Java

Java 436 89 Updated Oct 17, 2025

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

SystemVerilog 282 61 Updated Nov 25, 2019

SystemC TLM2 testbench using gtest framework.

C++ 8 1 Updated Feb 24, 2023

AMBA AXI VIP

SystemVerilog 426 119 Updated Jun 28, 2024

PCI Express controller model

C 68 15 Updated Oct 5, 2022

SystemC Reference Implementation

C++ 610 185 Updated Sep 23, 2025

A super-scalar Core based on RISCV in systemC

C++ 6 2 Updated Jan 29, 2023

Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators

C++ 673 110 Updated Jul 16, 2025

RISC-V Virtual Prototype

C++ 179 54 Updated Dec 13, 2024

RISC-V SystemC-TLM simulator

C 327 81 Updated Dec 18, 2024

Doom 3 BFG Edition

C++ 5,202 1,389 Updated Aug 21, 2024

VALE eBPF extension module

C 33 5 Updated Nov 6, 2019
Next