Single Cycle MIPS CPU Project.

The original project was done in VHDL during my undergraduate Introduction to Computer Architecture course.

As a challenge to myself, I decided to convert the project to SystemVerilog, to learn the industry standard.