π Third-year Electronics and Telecommunications Engineering student at Jadavpur University, Kolkata
π» Tech Enthusiast | Digital Electronics & Digital Signal Processing | Aspiring Technologist
- Programming Languages: C, C++, Python, Verilog, System Verilog
- Hardware & Digital Electronics: Vivado, FPGA, RTL Design
- Scripting & Automation: Currently learning Tcl
- Email: [email protected]
- GitHub: github.com/your_username
- LinkedIn: linkedin.com/in/arya-pandit
- Google Scholar: https://scholar.google.com/citations?user=hm8RhdwAAAAJ&hl=en
Feel free to reach out for collaborations, brainstorming, or tech talks!